summaryrefslogtreecommitdiff
path: root/arch/arm/mach-s3c/include/mach/io-s3c24xx.h
diff options
context:
space:
mode:
authorMarc Zyngier <maz@kernel.org>2020-11-13 00:20:43 +0300
committerMarc Zyngier <maz@kernel.org>2020-11-13 00:20:43 +0300
commit4f6b838c378a52ea3ae0b15f12ca8a20849072fa (patch)
treefbd8c2346320f97eda221b9150d787f9006e8b35 /arch/arm/mach-s3c/include/mach/io-s3c24xx.h
parentc512298eed0360923d0cbc4a1f30bc0509af0d50 (diff)
parent3650b228f83adda7e5ee532e2b90429c03f7b9ec (diff)
downloadlinux-4f6b838c378a52ea3ae0b15f12ca8a20849072fa.tar.xz
Merge tag 'v5.10-rc1' into kvmarm-master/next
Linux 5.10-rc1 Signed-off-by: Marc Zyngier <maz@kernel.org>
Diffstat (limited to 'arch/arm/mach-s3c/include/mach/io-s3c24xx.h')
-rw-r--r--arch/arm/mach-s3c/include/mach/io-s3c24xx.h50
1 files changed, 50 insertions, 0 deletions
diff --git a/arch/arm/mach-s3c/include/mach/io-s3c24xx.h b/arch/arm/mach-s3c/include/mach/io-s3c24xx.h
new file mode 100644
index 000000000000..738b775d3336
--- /dev/null
+++ b/arch/arm/mach-s3c/include/mach/io-s3c24xx.h
@@ -0,0 +1,50 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * arch/arm/mach-s3c2410/include/mach/io.h
+ * from arch/arm/mach-rpc/include/mach/io.h
+ *
+ * Copyright (C) 1997 Russell King
+ * (C) 2003 Simtec Electronics
+*/
+
+#ifndef __ASM_ARM_ARCH_IO_S3C24XX_H
+#define __ASM_ARM_ARCH_IO_S3C24XX_H
+
+#include <mach/map-base.h>
+
+/*
+ * ISA style IO, for each machine to sort out mappings for,
+ * if it implements it. We reserve two 16M regions for ISA,
+ * so the PC/104 can use separate addresses for 8-bit and
+ * 16-bit port I/O.
+ */
+#define PCIO_BASE S3C_ADDR(0x02000000)
+#define IO_SPACE_LIMIT 0x00ffffff
+#define S3C24XX_VA_ISA_WORD (PCIO_BASE)
+#define S3C24XX_VA_ISA_BYTE (PCIO_BASE + 0x01000000)
+
+#ifdef CONFIG_ISA
+
+#define inb(p) readb(S3C24XX_VA_ISA_BYTE + (p))
+#define inw(p) readw(S3C24XX_VA_ISA_WORD + (p))
+#define inl(p) readl(S3C24XX_VA_ISA_WORD + (p))
+
+#define outb(v,p) writeb((v), S3C24XX_VA_ISA_BYTE + (p))
+#define outw(v,p) writew((v), S3C24XX_VA_ISA_WORD + (p))
+#define outl(v,p) writel((v), S3C24XX_VA_ISA_WORD + (p))
+
+#define insb(p,d,l) readsb(S3C24XX_VA_ISA_BYTE + (p),d,l)
+#define insw(p,d,l) readsw(S3C24XX_VA_ISA_WORD + (p),d,l)
+#define insl(p,d,l) readsl(S3C24XX_VA_ISA_WORD + (p),d,l)
+
+#define outsb(p,d,l) writesb(S3C24XX_VA_ISA_BYTE + (p),d,l)
+#define outsw(p,d,l) writesw(S3C24XX_VA_ISA_WORD + (p),d,l)
+#define outsl(p,d,l) writesl(S3C24XX_VA_ISA_WORD + (p),d,l)
+
+#else
+
+#define __io(x) (PCIO_BASE + (x))
+
+#endif
+
+#endif