diff options
| author | Arnd Bergmann <arnd@arndb.de> | 2013-06-20 17:23:41 +0400 |
|---|---|---|
| committer | Arnd Bergmann <arnd@arndb.de> | 2013-06-20 17:23:41 +0400 |
| commit | dc61cd9ecb918f593972962b97cf6079ab9d1daf (patch) | |
| tree | cbe1e1d7fc2e231da2db3969f7004d995514f8ea /arch/arm/boot/dts/sun4i-a10.dtsi | |
| parent | ed2ca6ee4bfd060c079fd05d0eb8862da02dd248 (diff) | |
| parent | d0f2677be5b49a1c1de59fe94faa96b7808be95f (diff) | |
| download | linux-dc61cd9ecb918f593972962b97cf6079ab9d1daf.tar.xz | |
Merge tag 'sunxi-dt-for-3.11-2' of git://github.com/mripard/linux into next/dt
From Maxime Ripard:
Allwinner SoCs DT additions for 3.11, part 2
Mostly adds support for the i2c controllers and the Allwinner A10S SoC.
* tag 'sunxi-dt-for-3.11-2' of git://github.com/mripard/linux:
ARM: sunxi: Add Olimex A10s-Olinuxino-micro device tree
ARM: sunxi: dt: Add Allwinner A10s DTSI
ARM: sun4i: cubieboard: Enable the i2c controllers
ARM: sun5i: olinuxino: Enable the i2c controllers
ARM: sun5i: dt: Add i2c muxing options
ARM: sun4i: dt: Add i2c muxing options
ARM: sunxi: dt: Add i2c controller nodes to the DTSI
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'arch/arm/boot/dts/sun4i-a10.dtsi')
| -rw-r--r-- | arch/arm/boot/dts/sun4i-a10.dtsi | 48 |
1 files changed, 48 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/sun4i-a10.dtsi b/arch/arm/boot/dts/sun4i-a10.dtsi index 9bf5ea51e70f..82e03d22f913 100644 --- a/arch/arm/boot/dts/sun4i-a10.dtsi +++ b/arch/arm/boot/dts/sun4i-a10.dtsi @@ -205,6 +205,27 @@ allwinner,drive = <0>; allwinner,pull = <0>; }; + + i2c0_pins_a: i2c0@0 { + allwinner,pins = "PB0", "PB1"; + allwinner,function = "i2c0"; + allwinner,drive = <0>; + allwinner,pull = <0>; + }; + + i2c1_pins_a: i2c1@0 { + allwinner,pins = "PB18", "PB19"; + allwinner,function = "i2c1"; + allwinner,drive = <0>; + allwinner,pull = <0>; + }; + + i2c2_pins_a: i2c2@0 { + allwinner,pins = "PB20", "PB21"; + allwinner,function = "i2c2"; + allwinner,drive = <0>; + allwinner,pull = <0>; + }; }; timer@01c20c00 { @@ -298,5 +319,32 @@ clocks = <&apb1_gates 23>; status = "disabled"; }; + + i2c0: i2c@01c2ac00 { + compatible = "allwinner,sun4i-i2c"; + reg = <0x01c2ac00 0x400>; + interrupts = <7>; + clocks = <&apb1_gates 0>; + clock-frequency = <100000>; + status = "disabled"; + }; + + i2c1: i2c@01c2b000 { + compatible = "allwinner,sun4i-i2c"; + reg = <0x01c2b000 0x400>; + interrupts = <8>; + clocks = <&apb1_gates 1>; + clock-frequency = <100000>; + status = "disabled"; + }; + + i2c2: i2c@01c2b400 { + compatible = "allwinner,sun4i-i2c"; + reg = <0x01c2b400 0x400>; + interrupts = <9>; + clocks = <&apb1_gates 2>; + clock-frequency = <100000>; + status = "disabled"; + }; }; }; |