diff options
author | Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com> | 2022-06-27 14:05:52 +0300 |
---|---|---|
committer | Claudiu Beznea <claudiu.beznea@microchip.com> | 2022-07-04 09:40:15 +0300 |
commit | 3e6fd02fce7bc415d702490026b41107c2c83763 (patch) | |
tree | cce4f2f3cd55fba25d372f003210e68324febcc8 /arch/arm/boot/dts/lan966x.dtsi | |
parent | d657ab84476b1e11146b0c0fa7856d39a8b80da2 (diff) | |
download | linux-3e6fd02fce7bc415d702490026b41107c2c83763.tar.xz |
ARM: dts: lan966x: Add mcan1 node.
Add the mcan1 node. By default, keep it disabled.
Signed-off-by: Kavyasree Kotagiri <kavyasree.kotagiri@microchip.com>
Acked-by: Nicolas Ferre <nicolas.ferre@microchip.com>
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20220627110552.26315-1-kavyasree.kotagiri@microchip.com
Diffstat (limited to 'arch/arm/boot/dts/lan966x.dtsi')
-rw-r--r-- | arch/arm/boot/dts/lan966x.dtsi | 15 |
1 files changed, 15 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi index 3cb02fffe716..25cfa89dde7b 100644 --- a/arch/arm/boot/dts/lan966x.dtsi +++ b/arch/arm/boot/dts/lan966x.dtsi @@ -473,6 +473,21 @@ status = "disabled"; }; + can1: can@e0820000 { + compatible = "bosch,m_can"; + reg = <0xe0820000 0xfc>, <0x00100000 0x8000>; + reg-names = "m_can", "message_ram"; + interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "int0", "int1"; + clocks = <&clks GCK_ID_MCAN1>, <&clks GCK_ID_MCAN1>; + clock-names = "hclk", "cclk"; + assigned-clocks = <&clks GCK_ID_MCAN1>; + assigned-clock-rates = <40000000>; + bosch,mram-cfg = <0x4000 0 0 64 0 0 32 32>; + status = "disabled"; + }; + reset: reset-controller@e200400c { compatible = "microchip,lan966x-switch-reset"; reg = <0xe200400c 0x4>; |