summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/gpio/gpio-vf610.txt
diff options
context:
space:
mode:
authorDong Aisheng <aisheng.dong@nxp.com>2017-07-25 16:47:17 +0300
committerLinus Walleij <linus.walleij@linaro.org>2017-08-14 16:01:12 +0300
commit8340e915ea27b886f1ad52d1d68aad7cf20f802a (patch)
tree58dc0eda0aa058b4b8aad8b5b18a431359ab8f38 /Documentation/devicetree/bindings/gpio/gpio-vf610.txt
parent77a4d757195fcf40f5cc0eaa1b6f5eb9a4d23851 (diff)
downloadlinux-8340e915ea27b886f1ad52d1d68aad7cf20f802a.tar.xz
dt-bindings: gpio-vf610: add imx7ulp support
The Rapid General-Purpose Input and Output with 2 Ports (RGPIO2P) on MX7ULP is similar to GPIO on Vibrid, except it has an extra Port Data Direction Register (PDDR) used to configure the individual port pins for input or output. Cc: Rob Herring <robh+dt@kernel.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Alexandre Courbot <gnurou@gmail.com> Cc: Shawn Guo <shawnguo@kernel.org> Cc: Stefan Agner <stefan@agner.ch> Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/gpio/gpio-vf610.txt')
-rw-r--r--Documentation/devicetree/bindings/gpio/gpio-vf610.txt4
1 files changed, 3 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/gpio/gpio-vf610.txt b/Documentation/devicetree/bindings/gpio/gpio-vf610.txt
index 436cc99c6598..0ccbae44019c 100644
--- a/Documentation/devicetree/bindings/gpio/gpio-vf610.txt
+++ b/Documentation/devicetree/bindings/gpio/gpio-vf610.txt
@@ -5,7 +5,9 @@ functionality. Each pair serves 32 GPIOs. The VF610 has 5 instances of
each, and each PORT module has its own interrupt.
Required properties for GPIO node:
-- compatible : Should be "fsl,<soc>-gpio", currently "fsl,vf610-gpio"
+- compatible : Should be "fsl,<soc>-gpio", below is supported list:
+ "fsl,vf610-gpio"
+ "fsl,imx7ulp-gpio"
- reg : The first reg tuple represents the PORT module, the second tuple
the GPIO module.
- interrupts : Should be the port interrupt shared by all 32 pins.