diff options
| author | Anup Patel <apatel@ventanamicro.com> | 2023-09-25 12:16:25 +0300 |
|---|---|---|
| committer | Ley Foon Tan <leyfoon.tan@starfivetech.com> | 2024-01-22 08:09:51 +0300 |
| commit | c8032bbb95e372cc85252422f30c0d0e5bd06b5a (patch) | |
| tree | a644948b782108f7c32f5bae3e96d4f75da27f72 | |
| parent | 47450656d5d697f02885c8705eae604d3baaee3f (diff) | |
| download | linux-c8032bbb95e372cc85252422f30c0d0e5bd06b5a.tar.xz | |
dt-bindings: riscv: Add Zicond extension entry
[ upstream commit 00c6f39c8247b0a5ddca4586d43aec1af7cbccb6 ]
Add an entry for the Zicond extension to the riscv,isa-extensions property.
Signed-off-by: Anup Patel <apatel@ventanamicro.com>
Reviewed-by: Andrew Jones <ajones@ventanamicro.com>
Reviewed-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
| -rw-r--r-- | Documentation/devicetree/bindings/riscv/extensions.yaml | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/Documentation/devicetree/bindings/riscv/extensions.yaml index cc1f546fdbdc..0c50b56a2649 100644 --- a/Documentation/devicetree/bindings/riscv/extensions.yaml +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml @@ -212,6 +212,12 @@ properties: ratified in the 20191213 version of the unprivileged ISA specification. + - const: zicond + description: + The standard Zicond extension for conditional arithmetic and + conditional-select/move operations as ratified in commit 95cf1f9 + ("Add changes requested by Ved during signoff") of riscv-zicond. + - const: zicsr description: | The standard Zicsr extension for control and status register |