summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorYoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>2018-04-25 11:20:09 +0300
committerSimon Horman <horms+renesas@verge.net.au>2018-05-16 11:44:40 +0300
commitde1eb23c6d0f08f6a2eff99afe29b08f023e392d (patch)
tree544ab6f209bf675f43f888aa8ccb4899187f9f78
parentbc26b8f4e43acc4d2e3ae0bbf8f20515b4de5c5b (diff)
downloadlinux-de1eb23c6d0f08f6a2eff99afe29b08f023e392d.tar.xz
arm64: dts: renesas: r8a77990: Revise the cache controller node
The cache controller node should not have unit-addresses and reg properties. So, this patch removes them. Signed-off-by: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
-rw-r--r--arch/arm64/boot/dts/renesas/r8a77990.dtsi3
1 files changed, 1 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/renesas/r8a77990.dtsi b/arch/arm64/boot/dts/renesas/r8a77990.dtsi
index 19c1f7cea913..46580290b7fb 100644
--- a/arch/arm64/boot/dts/renesas/r8a77990.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a77990.dtsi
@@ -27,9 +27,8 @@
enable-method = "psci";
};
- L2_CA53: cache-controller@0 {
+ L2_CA53: cache-controller-0 {
compatible = "cache";
- reg = <0>;
power-domains = <&sysc 21>;
cache-unified;
cache-level = <2>;