diff options
author | Emil Renner Berthing <kernel@esmil.dk> | 2021-11-20 23:33:08 +0300 |
---|---|---|
committer | Emil Renner Berthing <kernel@esmil.dk> | 2021-12-26 18:41:29 +0300 |
commit | 75abbfcb253ecad57ed23723f23be94c752f83bc (patch) | |
tree | 997b7e79ea99aa0b5e28705578b474bf133691e0 | |
parent | f4d1dd9e2296baafafd203dc53918b1dfce7f2f5 (diff) | |
download | linux-75abbfcb253ecad57ed23723f23be94c752f83bc.tar.xz |
RISC-V: Add StarFive JH7100 audio reset node
Add device tree node for the audio resets on the StarFive JH7100 RISC-V
SoC.
Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
-rw-r--r-- | arch/riscv/boot/dts/starfive/jh7100.dtsi | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/arch/riscv/boot/dts/starfive/jh7100.dtsi b/arch/riscv/boot/dts/starfive/jh7100.dtsi index 31b4ccc282e0..d76a67098620 100644 --- a/arch/riscv/boot/dts/starfive/jh7100.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7100.dtsi @@ -131,6 +131,12 @@ #clock-cells = <1>; }; + audrst: reset-controller@10490000 { + compatible = "starfive,jh7100-audrst"; + reg = <0x0 0x10490000 0x0 0x10000>; + #reset-cells = <1>; + }; + clkgen: clock-controller@11800000 { compatible = "starfive,jh7100-clkgen"; reg = <0x0 0x11800000 0x0 0x10000>; |