blob: eeae0dc38042ba3469f9eca23ec518ce56a5027a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
*/
#ifndef _DT_BINDINGS_CLOCK_QCOM_IPQ5424_NSSCC_H
#define _DT_BINDINGS_CLOCK_QCOM_IPQ5424_NSSCC_H
/* NSS_CC clocks */
#define NSS_CC_CE_APB_CLK 0
#define NSS_CC_CE_AXI_CLK 1
#define NSS_CC_CE_CLK_SRC 2
#define NSS_CC_CFG_CLK_SRC 3
#define NSS_CC_DEBUG_CLK 4
#define NSS_CC_EIP_BFDCD_CLK_SRC 5
#define NSS_CC_EIP_CLK 6
#define NSS_CC_NSS_CSR_CLK 7
#define NSS_CC_NSSNOC_CE_APB_CLK 8
#define NSS_CC_NSSNOC_CE_AXI_CLK 9
#define NSS_CC_NSSNOC_EIP_CLK 10
#define NSS_CC_NSSNOC_NSS_CSR_CLK 11
#define NSS_CC_NSSNOC_PPE_CFG_CLK 12
#define NSS_CC_NSSNOC_PPE_CLK 13
#define NSS_CC_PORT1_MAC_CLK 14
#define NSS_CC_PORT1_RX_CLK 15
#define NSS_CC_PORT1_RX_CLK_SRC 16
#define NSS_CC_PORT1_RX_DIV_CLK_SRC 17
#define NSS_CC_PORT1_TX_CLK 18
#define NSS_CC_PORT1_TX_CLK_SRC 19
#define NSS_CC_PORT1_TX_DIV_CLK_SRC 20
#define NSS_CC_PORT2_MAC_CLK 21
#define NSS_CC_PORT2_RX_CLK 22
#define NSS_CC_PORT2_RX_CLK_SRC 23
#define NSS_CC_PORT2_RX_DIV_CLK_SRC 24
#define NSS_CC_PORT2_TX_CLK 25
#define NSS_CC_PORT2_TX_CLK_SRC 26
#define NSS_CC_PORT2_TX_DIV_CLK_SRC 27
#define NSS_CC_PORT3_MAC_CLK 28
#define NSS_CC_PORT3_RX_CLK 29
#define NSS_CC_PORT3_RX_CLK_SRC 30
#define NSS_CC_PORT3_RX_DIV_CLK_SRC 31
#define NSS_CC_PORT3_TX_CLK 32
#define NSS_CC_PORT3_TX_CLK_SRC 33
#define NSS_CC_PORT3_TX_DIV_CLK_SRC 34
#define NSS_CC_PPE_CLK_SRC 35
#define NSS_CC_PPE_EDMA_CFG_CLK 36
#define NSS_CC_PPE_EDMA_CLK 37
#define NSS_CC_PPE_SWITCH_BTQ_CLK 38
#define NSS_CC_PPE_SWITCH_CFG_CLK 39
#define NSS_CC_PPE_SWITCH_CLK 40
#define NSS_CC_PPE_SWITCH_IPE_CLK 41
#define NSS_CC_UNIPHY_PORT1_RX_CLK 42
#define NSS_CC_UNIPHY_PORT1_TX_CLK 43
#define NSS_CC_UNIPHY_PORT2_RX_CLK 44
#define NSS_CC_UNIPHY_PORT2_TX_CLK 45
#define NSS_CC_UNIPHY_PORT3_RX_CLK 46
#define NSS_CC_UNIPHY_PORT3_TX_CLK 47
#define NSS_CC_XGMAC0_PTP_REF_CLK 48
#define NSS_CC_XGMAC0_PTP_REF_DIV_CLK_SRC 49
#define NSS_CC_XGMAC1_PTP_REF_CLK 50
#define NSS_CC_XGMAC1_PTP_REF_DIV_CLK_SRC 51
#define NSS_CC_XGMAC2_PTP_REF_CLK 52
#define NSS_CC_XGMAC2_PTP_REF_DIV_CLK_SRC 53
#endif
|
