1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
|
// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
* Copyright 2019-2021 TQ-Systems GmbH
*/
/dts-v1/;
#include "imx8mq-tqma8mq.dtsi"
#include "mba8mx.dtsi"
/ {
model = "TQ-Systems GmbH i.MX8MQ TQMa8MQ on MBa8Mx";
compatible = "tq,imx8mq-tqma8mq-mba8mx", "tq,imx8mq-tqma8mq", "fsl,imx8mq";
aliases {
eeprom0 = &eeprom3;
mmc0 = &usdhc1;
mmc1 = &usdhc2;
rtc0 = &pcf85063;
rtc1 = &snvs_rtc;
};
extcon_usbotg: extcon-usbotg0 {
compatible = "linux,extcon-usb-gpio";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_usbcon0>;
id-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
};
pcie0_refclk: pcie0-refclk {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <100000000>;
};
pcie1_refclk: pcie1-refclk {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <100000000>;
};
reg_otg_vbus: regulator-otg-vbus {
compatible = "regulator-fixed";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_regotgvbus>;
regulator-name = "MBA8MQ_OTG_VBUS";
regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>;
gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
enable-active-high;
};
reg_usdhc2_vmmc: regulator-vmmc {
compatible = "regulator-fixed";
regulator-name = "VSD_3V3";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;
gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
enable-active-high;
};
};
&btn2 {
gpios = <&gpio3 17 GPIO_ACTIVE_LOW>;
};
&gpio_leds {
led3 {
label = "led3";
gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;
};
};
&i2c1 {
expander2: gpio@25 {
compatible = "nxp,pca9555";
reg = <0x25>;
gpio-controller;
#gpio-cells = <2>;
vcc-supply = <®_vcc_3v3>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_expander>;
interrupt-parent = <&gpio1>;
interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
interrupt-controller;
#interrupt-cells = <2>;
mpcie-rst-hog {
gpio-hog;
gpios = <13 0>;
output-high;
line-name = "MPCIE_RST#";
};
};
};
&irqsteer {
status = "okay";
};
&led2 {
gpios = <&gpio3 16 GPIO_ACTIVE_HIGH>;
};
&pcie0 {
reset-gpio = <&expander0 14 GPIO_ACTIVE_LOW>;
clocks = <&clk IMX8MQ_CLK_PCIE1_ROOT>,
<&pcie0_refclk>,
<&clk IMX8MQ_CLK_PCIE1_PHY>,
<&clk IMX8MQ_CLK_PCIE1_AUX>;
status = "okay";
};
/*
* miniPCIe, also usable for cards with USB. Therefore configure the reset as
* static gpio hog.
*/
&pcie1 {
clocks = <&clk IMX8MQ_CLK_PCIE2_ROOT>,
<&pcie1_refclk>,
<&clk IMX8MQ_CLK_PCIE2_PHY>,
<&clk IMX8MQ_CLK_PCIE2_AUX>;
status = "okay";
};
&sai3 {
assigned-clocks = <&clk IMX8MQ_CLK_SAI3>;
assigned-clock-parents = <&clk IMX8MQ_AUDIO_PLL1_OUT>;
clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
clocks = <&clk IMX8MQ_CLK_SAI3_IPG>, <&clk IMX8MQ_CLK_DUMMY>,
<&clk IMX8MQ_CLK_SAI3_ROOT>, <&clk IMX8MQ_CLK_DUMMY>,
<&clk IMX8MQ_CLK_DUMMY>, <&clk IMX8MQ_AUDIO_PLL1_OUT>,
<&clk IMX8MQ_AUDIO_PLL2_OUT>;
};
&tlv320aic3x04 {
clock-names = "mclk";
clocks = <&clk IMX8MQ_CLK_SAI3_ROOT>;
};
&uart1 {
assigned-clocks = <&clk IMX8MQ_CLK_UART1>;
assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
};
&uart2 {
assigned-clocks = <&clk IMX8MQ_CLK_UART2>;
assigned-clock-parents = <&clk IMX8MQ_SYS1_PLL_80M>;
};
/* console */
&uart3 {
assigned-clocks = <&clk IMX8MQ_CLK_UART3>;
assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
};
&usb3_phy0 {
vbus-supply = <®_otg_vbus>;
status = "okay";
};
&usb_dwc3_0 {
/* we implement dual role but not full featured OTG */
extcon = <&extcon_usbotg>;
hnp-disable;
srp-disable;
adp-disable;
dr_mode = "otg";
status = "okay";
};
&usb3_phy1 {
status = "okay";
};
&usb_dwc3_1 {
status = "okay";
dr_mode = "host";
};
&wdog1 {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_wdog>;
fsl,ext-reset-output;
status = "okay";
};
&iomuxc {
pinctrl_ecspi1: ecspi1grp {
fsl,pins = <MX8MQ_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK 0x0000004e>,
<MX8MQ_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI 0x0000004e>,
<MX8MQ_IOMUXC_ECSPI1_MISO_ECSPI1_MISO 0x0000004e>,
<MX8MQ_IOMUXC_ECSPI1_SS0_GPIO5_IO9 0x0000004e>;
};
pinctrl_ecspi2: ecspi2grp {
fsl,pins = <MX8MQ_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0x0000004e>,
<MX8MQ_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x0000004e>,
<MX8MQ_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0x0000004e>,
<MX8MQ_IOMUXC_ECSPI2_SS0_GPIO5_IO13 0x0000004e>;
};
pinctrl_expander: expandergrp {
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9 0xd6>;
};
pinctrl_fec1: fec1grp {
fsl,pins = <MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC 0x3>,
<MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO 0x23>,
<MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f>,
<MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f>,
<MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f>,
<MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f>,
<MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91>,
<MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91>,
<MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91>,
<MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91>,
<MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f>,
<MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91>,
<MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91>,
<MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f>;
};
pinctrl_gpiobutton: gpiobuttongrp {
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x41>,
<MX8MQ_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x41>,
<MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17 0x41>;
};
pinctrl_gpioled: gpioledgrp {
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x41>,
<MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x41>,
<MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16 0x41>;
};
pinctrl_i2c2: i2c2grp {
fsl,pins = <MX8MQ_IOMUXC_I2C2_SCL_I2C2_SCL 0x40000067>,
<MX8MQ_IOMUXC_I2C2_SDA_I2C2_SDA 0x40000067>;
};
pinctrl_i2c2_gpio: i2c2gpiogrp {
fsl,pins = <MX8MQ_IOMUXC_I2C2_SCL_GPIO5_IO16 0x40000067>,
<MX8MQ_IOMUXC_I2C2_SDA_GPIO5_IO17 0x40000067>;
};
pinctrl_i2c3: i2c3grp {
fsl,pins = <MX8MQ_IOMUXC_I2C3_SCL_I2C3_SCL 0x40000067>,
<MX8MQ_IOMUXC_I2C3_SDA_I2C3_SDA 0x40000067>;
};
pinctrl_i2c3_gpio: i2c3gpiogrp {
fsl,pins = <MX8MQ_IOMUXC_I2C3_SCL_GPIO5_IO18 0x40000067>,
<MX8MQ_IOMUXC_I2C3_SDA_GPIO5_IO19 0x40000067>;
};
pinctrl_pwm3: pwm3grp {
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO14_PWM3_OUT 0x16>;
};
pinctrl_pwm4: pwm4grp {
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO15_PWM4_OUT 0x16>;
};
pinctrl_regotgvbus: reggotgvbusgrp {
/* USB1 OTG PWR as GPIO */
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x06>;
};
pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
fsl,pins = <MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19 0xc1>;
};
pinctrl_sai3: sai3grp {
fsl,pins = <MX8MQ_IOMUXC_SAI3_MCLK_SAI3_MCLK 0xd6>,
<MX8MQ_IOMUXC_SAI3_RXC_SAI3_RX_BCLK 0xd6>,
<MX8MQ_IOMUXC_SAI3_RXFS_SAI3_RX_SYNC 0xd6>,
<MX8MQ_IOMUXC_SAI3_RXD_SAI3_RX_DATA0 0xd6>,
<MX8MQ_IOMUXC_SAI3_TXFS_SAI3_TX_SYNC 0xd6>,
<MX8MQ_IOMUXC_SAI3_TXD_SAI3_TX_DATA0 0xd6>,
<MX8MQ_IOMUXC_SAI3_TXC_SAI3_TX_BCLK 0xd6>;
};
pinctrl_uart1: uart1grp {
fsl,pins = <MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX 0x79>,
<MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX 0x79>;
};
pinctrl_uart2: uart2grp {
fsl,pins = <MX8MQ_IOMUXC_UART2_RXD_UART2_DCE_RX 0x79>,
<MX8MQ_IOMUXC_UART2_TXD_UART2_DCE_TX 0x79>;
};
pinctrl_uart3: uart3grp {
fsl,pins = <MX8MQ_IOMUXC_UART3_RXD_UART3_DCE_RX 0x79>,
<MX8MQ_IOMUXC_UART3_TXD_UART3_DCE_TX 0x79>;
};
pinctrl_uart4: uart4grp {
fsl,pins = <MX8MQ_IOMUXC_UART4_RXD_UART4_DCE_RX 0x79>,
<MX8MQ_IOMUXC_UART4_TXD_UART4_DCE_TX 0x79>;
};
pinctrl_usbcon0: usb0congrp {
/* ID: floating / high: device, low: host -> use PU */
fsl,pins = <MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10 0xe6>;
};
pinctrl_usdhc2: usdhc2grp {
fsl,pins = <MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x83>,
<MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc3>,
<MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc3>,
<MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc3>,
<MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc3>,
<MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc3>,
<MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1>;
};
pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
fsl,pins = <MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x85>,
<MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc5>,
<MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc5>,
<MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc5>,
<MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc5>,
<MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc5>,
<MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1>;
};
pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
fsl,pins = <MX8MQ_IOMUXC_SD2_CLK_USDHC2_CLK 0x9f>,
<MX8MQ_IOMUXC_SD2_CMD_USDHC2_CMD 0xc7>,
<MX8MQ_IOMUXC_SD2_DATA0_USDHC2_DATA0 0xc7>,
<MX8MQ_IOMUXC_SD2_DATA1_USDHC2_DATA1 0xc7>,
<MX8MQ_IOMUXC_SD2_DATA2_USDHC2_DATA2 0xc7>,
<MX8MQ_IOMUXC_SD2_DATA3_USDHC2_DATA3 0xc7>,
<MX8MQ_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0xc1>;
};
pinctrl_usdhc2_gpio: usdhc2-gpiogrp {
fsl,pins = <MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12 0x41>;
};
};
|
