1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
|
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/net/intel,dwmac-plat.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Intel DWMAC glue layer Device Tree Bindings
maintainers:
- Vineetha G. Jaya Kumaran <vineetha.g.jaya.kumaran@intel.com>
select:
properties:
compatible:
contains:
enum:
- intel,keembay-dwmac
required:
- compatible
allOf:
- $ref: "snps,dwmac.yaml#"
properties:
compatible:
oneOf:
- items:
- enum:
- intel,keembay-dwmac
- const: snps,dwmac-4.10a
clocks:
items:
- description: GMAC main clock
- description: PTP reference clock
- description: Tx clock
clock-names:
items:
- const: stmmaceth
- const: ptp_ref
- const: tx_clk
required:
- compatible
- clocks
- clock-names
unevaluatedProperties: false
examples:
# FIXME: Remove defines and include the correct header file
# once it is available in mainline.
- |
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#define MOVISOC_KMB_PSS_GBE
#define MOVISOC_KMB_PSS_AUX_GBE_PTP
#define MOVISOC_KMB_PSS_AUX_GBE_TX
stmmac_axi_setup: stmmac-axi-config {
snps,lpi_en;
snps,wr_osr_lmt = <0x0>;
snps,rd_osr_lmt = <0x2>;
snps,blen = <0 0 0 0 16 8 4>;
};
mtl_rx_setup: rx-queues-config {
snps,rx-queues-to-use = <2>;
snps,rx-sched-sp;
queue0 {
snps,dcb-algorithm;
snps,map-to-dma-channel = <0x0>;
snps,priority = <0x0>;
};
queue1 {
snps,dcb-algorithm;
snps,map-to-dma-channel = <0x1>;
snps,priority = <0x1>;
};
};
mtl_tx_setup: tx-queues-config {
snps,tx-queues-to-use = <2>;
snps,tx-sched-wrr;
queue0 {
snps,weight = <0x10>;
snps,dcb-algorithm;
snps,priority = <0x0>;
};
queue1 {
snps,weight = <0x10>;
snps,dcb-algorithm;
snps,priority = <0x1>;
};
};
gmac0: ethernet@3a000000 {
compatible = "intel,keembay-dwmac", "snps,dwmac-4.10a";
interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
interrupt-names = "macirq";
reg = <0x3a000000 0x8000>;
snps,perfect-filter-entries = <128>;
phy-handle = <ð_phy0>;
phy-mode = "rgmii";
rx-fifo-depth = <4096>;
tx-fifo-depth = <4096>;
clock-names = "stmmaceth", "ptp_ref", "tx_clk";
clocks = <&scmi_clk MOVISOC_KMB_PSS_GBE>,
<&scmi_clk MOVISOC_KMB_PSS_AUX_GBE_PTP>,
<&scmi_clk MOVISOC_KMB_PSS_AUX_GBE_TX>;
snps,pbl = <0x4>;
snps,axi-config = <&stmmac_axi_setup>;
snps,mtl-rx-config = <&mtl_rx_setup>;
snps,mtl-tx-config = <&mtl_tx_setup>;
snps,tso;
mdio0 {
#address-cells = <1>;
#size-cells = <0>;
compatible = "snps,dwmac-mdio";
ethernet-phy@0 {
reg = <0>;
};
};
};
...
|
