summaryrefslogtreecommitdiff
path: root/sound/soc/fsl/fsl_sai.c
AgeCommit message (Expand)AuthorFilesLines
2014-10-20ASoC: fsl: drop owner assignment from platform_driversWolfram Sang1-1/+0
2014-09-01ASoC: fsl-sai: using 'lsb-first' property instead of 'big-endian-data'.Xiubo Li1-3/+3
2014-09-01Merge branch 'topic/fsl' of git://git.kernel.org/pub/scm/linux/kernel/git/bro...Mark Brown1-5/+1
2014-08-27ASoC: fsl-sai: Convert to use regmap framework's endianness method.Xiubo Li1-5/+1
2014-08-17ASoC: fsl_sai: Set SYNC bit of TCR2 to Asynchronous ModeNicolin Chen1-2/+1
2014-08-17ASoC: fsl_sai: Make Synchronous and Asynchronous modes exclusiveNicolin Chen1-0/+7
2014-08-17ASoC: fsl_sai: Add asynchronous mode supportNicolin Chen1-4/+26
2014-08-17ASoC: fsl_sai: Set SYNC bit of TCR2 to Asynchronous ModeNicolin Chen1-2/+1
2014-08-17ASoC: fsl_sai: Initialize with software resetNicolin Chen1-2/+7
2014-08-04Merge remote-tracking branches 'asoc/topic/fsl', 'asoc/topic/fsl-asrc', 'asoc...Mark Brown1-0/+2
2014-07-31ASoC: fsl_sai: Add stream names for DPCM usageNicolin Chen1-0/+2
2014-07-25ASoC: fsl_sai: Improve enable flow in fsl_sai_trigger()Nicolin Chen1-2/+3
2014-07-25ASoC: fsl_sai: Don't reset FIFO until TE/RE bit is unsetNicolin Chen1-5/+14
2014-07-25ASoC: fsl_sai: Reduce race condition during TE/RE enablingNicolin Chen1-11/+7
2014-07-17ASoC: fsl_sai: Fix incorrect register writing in fsl_sai_isr()Nicolin Chen1-1/+1
2014-07-17ASoC: fsl_sai: Reset FIFOs after disabling TE/RENicolin Chen1-2/+5
2014-04-15ASoC: fsl_sai: Use FSL_SAI_xXR() and regmap_update_bits() to simplify codeNicolin Chen1-76/+25
2014-04-15ASoC: fsl_sai: Fix incorrect condition check in trigger()Nicolin Chen1-1/+2
2014-04-14ASoC: fsl_sai: Add clock controls for SAINicolin Chen1-2/+36
2014-04-14ASoC: fsl_sai: Add imx6sx platform supportNicolin Chen1-2/+10
2014-04-14ASoC: fsl_sai: Separately enable interrupts for Tx and Rx streamsNicolin Chen1-2/+6
2014-04-14ASoC: fsl_sai: Fix buggy configurations in trigger()Nicolin Chen1-18/+17
2014-04-14ASoC: fsl_sai: Improve fsl_sai_isr()Nicolin Chen1-19/+45
2014-04-08ASoC: fsl_sai: Fix Bit Clock Polarity configurationsNicolin Chen1-4/+4
2014-03-27ASoC: fsl_sai: Add isr to deal with error flagNicolin Chen1-3/+82
2014-02-27ASoC: fsl-sai: Add SND_SOC_DAIFMT_DSP_A/B support.Xiubo Li1-3/+42
2014-02-26ASoC: fsl-sai: fix Freescale SAI DAI format setting.Xiubo Li1-9/+29
2014-02-10ASoC: fsl-sai: convert to use regmap API for Freeacale SAIXiubo Li1-111/+144
2014-01-08ASoC: fsl-sai: Clean up the codeXiubo Li1-4/+3
2013-12-31ASoC: fsl_sai: fix the endianess for SAI fifo data.Xiubo Li1-4/+4
2013-12-31ASoC: fsl_sai: Fix one bug for hardware limitation.Xiubo Li1-5/+10
2013-12-30ASoC: fsl_sai: Add disable operation for the corresponding data channel.Xiubo Li1-8/+13
2013-12-30ASoC: fsl_sai: Move the global registers setting to _dai_probe()Xiubo Li1-5/+12
2013-12-21ASoC: fsl_sai: Sort local variable in general wayNicolin Chen1-7/+7
2013-12-21ASoC: fsl_sai: Make dev_err information neaterNicolin Chen1-12/+4
2013-12-21ASoC: fsl_sai: Drop useless ret in startup()Nicolin Chen1-4/+1
2013-12-21ASoC: fsl_sai: Drop useless channels check in hw_params()Nicolin Chen1-4/+1
2013-12-21ASoC: fsl_sai: Use snd_pcm_format_width()Nicolin Chen1-15/+2
2013-12-21ASoC: fsl_sai: Keep symmetry for clk_enable() and clk_disable()Nicolin Chen1-6/+8
2013-12-21ASoC: fsl-sai: Use snd_soc_dai_init_dma_data()Xiubo Li1-2/+2
2013-12-21ASoC: fsl-sai: Use devm_snd_dmaengine_pcm_register()Xiubo Li1-14/+1
2013-12-21ASoC: fsl-sai: Remove fsl_sai_remove()Xiubo Li1-11/+0
2013-12-18ASoC: Add SAI SoC Digital Audio Interface driver.Xiubo Li1-0/+492
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-01 12:27:41 +0300