summaryrefslogtreecommitdiff
path: root/include/linux/mlx5/driver.h
AgeCommit message (Expand)AuthorFilesLines
2017-05-27Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-1/+6
2017-05-23net/mlx5: Avoid using pending command interface slotsMohamad Haj Yahia1-1/+6
2017-05-14net/mlx5: FPGA, Add basic support for InnovaIlan Tayari1-0/+5
2017-05-14net/mlx5: Introduce trigger_health_work functionIlan Tayari1-0/+1
2017-05-14{net, IB}/mlx5: Replace mlx5_vzalloc with kvzallocLeon Romanovsky1-5/+0
2017-05-09Merge tags 'for-linus' and 'for-next' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds1-0/+19
2017-05-09treewide: use kv[mz]alloc* rather than opencoded variantsMichal Hocko1-6/+1
2017-05-04IB/mlx5: Enable IPoIB accelerationErez Shitrit1-0/+19
2017-04-30net/mlx5e: Update neighbour 'used' state using HW flow rules countersHadar Hen Zion1-0/+1
2017-03-25net/mlx5e: Single bfreg (UAR) for all mlx5e SQs and netdevsSaeed Mahameed1-0/+1
2017-02-23Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dledfo...Linus Torvalds1-1/+5
2017-02-14IB/mlx5: Add implicit MR supportArtemy Kovalyov1-0/+2
2017-02-14IB/mlx5: Expose MR cache for mlx5_ibArtemy Kovalyov1-1/+2
2017-02-14IB/mlx5: Add additional checks before processing MADsMaor Gottlieb1-0/+1
2017-01-20net/mlx5: Move cached hca caps to designated caps structGal Pressman1-2/+2
2017-01-20net/mlx5: Add MPCNT register infrastructureGal Pressman1-0/+1
2017-01-20net/mlx5: Query and cache PCAM, MCAM registers on initializationGal Pressman1-0/+4
2017-01-20net/mlx5: Expose PCAM, MCAM registers infrastructureGal Pressman1-0/+2
2017-01-20net/mlx5: Add MTPPS and MTPPSE registers infrastructureEugenia Emantayev1-0/+3
2017-01-10Merge tag 'mlx5-4kuar-for-4.11' of git://git.kernel.org/pub/scm/linux/kernel/...David S. Miller1-38/+43
2017-01-09IB/mlx5: Support 4k UAR for libmlx5Eli Cohen1-12/+0
2017-01-09IB/mlx5: Allow future extension of libmlx5 input dataEli Cohen1-8/+4
2017-01-09IB/mlx5: Use blue flame register allocator in mlx5_ibEli Cohen1-19/+0
2017-01-09net/mlx5: Add interface to get reference to a UAREli Cohen1-1/+4
2017-01-08net/mlx5: Introduce blue flame register allocatorEli Cohen1-0/+37
2017-01-08mlx5: Fix naming convention with respect to UARsEli Cohen1-7/+7
2017-01-05Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/netDavid S. Miller1-1/+0
2017-01-02IB/mlx5: Improve MR checkArtemy Kovalyov1-0/+6
2017-01-02{net,IB}/mlx5: Refactor page fault handlingArtemy Kovalyov1-5/+92
2017-01-02IB/mlx5: Add MR cache for large UMR regionsArtemy Kovalyov1-1/+1
2016-12-28Revert "net/mlx5: Add MPCNT register infrastructure"Gal Pressman1-1/+0
2016-12-02net/mlx5e: Implement Fragmented Work Queue (WQ)Tariq Toukan1-0/+11
2016-11-28net/mlx5: Add DCBX firmware commands supportHuy Nguyen1-0/+7
2016-11-18net/mlx5: Add MPCNT register infrastructureGal Pressman1-0/+1
2016-11-18net/mlx5: Add handling for port module eventHuy Nguyen1-0/+27
2016-11-18net/mlx5: Make the command interface cache more flexibleMohamad Haj Yahia1-7/+7
2016-10-29net/mlx5: PCI error recovery health care simulationMohamad Haj Yahia1-0/+1
2016-10-29net/mlx5: Fix race between PCI error handlers and health workMohamad Haj Yahia1-0/+4
2016-10-29{net, ib}/mlx5: Make cache line size determination at runtime.Daniel Jurgens1-11/+0
2016-09-11net/mlx5: Introduce attach/detach to interface APIMohamad Haj Yahia1-0/+2
2016-09-11net/mlx5: SRIOV core code refactoringMohamad Haj Yahia1-2/+0
2016-08-18net/mlx5: Vport LAG creation supportAviv Heller1-0/+2
2016-08-18net/mlx5: Get RoCE netdevAviv Heller1-0/+1
2016-08-18net/mlx5: Implement RoCE LAG featureAviv Heller1-0/+4
2016-08-18net/mlx5: Modify RQ bitmask from mlx5 ifcAlex Vesker1-4/+0
2016-08-17net/mlx5: Unify and improve command interfaceSaeed Mahameed1-3/+4
2016-08-14{net,IB}/mlx5: MKey/PSV commands via mlx5 ifcSaeed Mahameed1-4/+7
2016-08-14net/mlx5: EQ commands via mlx5 ifcSaeed Mahameed1-1/+1
2016-08-05Merge tag 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/dledfo...Linus Torvalds1-3/+3
2016-07-14net/mlx5: Store counters in rbtree instead of listAmir Vadai1-1/+1