summaryrefslogtreecommitdiff
path: root/include/asm-sparc64
AgeCommit message (Expand)AuthorFilesLines
2006-03-20[SPARC64]: Decode virtual-devices interrupts correctly.David S. Miller1-4/+2
2006-03-20[SPARC64]: Add prom_{start,stop}cpu_cpuid().David S. Miller1-3/+11
2006-03-20[SPARC64]: Fixup TSTATE layout diagram in asm/pstate.hDavid S. Miller1-2/+2
2006-03-20[SPARC64]: Fix gcc-3.3.x warnings.David S. Miller1-118/+25
2006-03-20[SPARC64]: Make error codes available from sun4v_intr_get*().David S. Miller1-3/+3
2006-03-20[SPARC64]: Fix comment typo in asm/hypervisor.hDavid S. Miller1-1/+1
2006-03-20[SPARC64]: Probe virtual-devices root node on sun4v.David S. Miller1-0/+18
2006-03-20[SPARC64]: Generic sun4v_build_irq().David S. Miller1-0/+1
2006-03-20[SPARC64]: Implement rest of generic interrupt hypervisor calls.David S. Miller1-0/+24
2006-03-20[SPARC64]: Move devino_to_sysino out of pci_sun4v_asm.SDavid S. Miller1-0/+5
2006-03-20[SPARC64]: Use inline patching for critical PTE operations.David S. Miller1-3/+485
2006-03-20[SPARC64]: Move PTE field definitions back into asm/pgtable.hDavid S. Miller1-2/+86
2006-03-20[SPARC64]: Recognize "virtual-console" as input and output console device.David S. Miller1-0/+2
2006-03-20[SPARC64]: Deal with PTE layout differences in SUN4V.David S. Miller1-194/+72
2006-03-20[SPARC64]: Register kernel TSB with hypervisor.David S. Miller1-0/+1
2006-03-20[SPARC64]: Fix some SUN4V TLB miss bugs.David S. Miller1-5/+5
2006-03-20[SPARC64]: Use ASI_SCRATCHPAD address 0x0 properly.David S. Miller3-30/+31
2006-03-20[SPARC64]: Add HV_PCI_TSBID() macro.David S. Miller1-0/+6
2006-03-20[SPARC64]: More SUN4V PCI controller work.David S. Miller1-0/+3
2006-03-20[SPARC64]: Beginnings of SUN4V PCI controller support.David S. Miller1-11/+45
2006-03-20[SPARC]: Clean up idprom header files.David S. Miller1-11/+1
2006-03-20[SPARC64]: Hypervisor TSB context switching.David S. Miller2-10/+16
2006-03-20[SPARC64]: Implement sun4v TSB miss handlers.David S. Miller1-0/+20
2006-03-20[SPARC64]: Detect sun4v early in boot process.David S. Miller2-0/+9
2006-03-20[SPARC64]: Sun4v cross-call sending support.David S. Miller1-2/+12
2006-03-20[SPARC64]: Sun4v interrupt handling.David S. Miller1-8/+14
2006-03-20[SPARC64]: Add sun4v mondo queue bases to struct trap_per_cpu.David S. Miller1-8/+15
2006-03-20[SPARC64]: Fix some comment typos in asm/hypervisor.hDavid S. Miller1-2/+4
2006-03-20[SPARC64]: Patch up mmu context register writes for sun4v.David S. Miller1-5/+10
2006-03-20[SPARC64]: Register per-cpu fault status area with sun4v hypervisor.David S. Miller1-0/+1
2006-03-20[SPARC64]: asm/cpudata.h needs asm/asi.hDavid S. Miller1-1/+2
2006-03-20[SPARC64]: Rename gl_{1,2}insn_patch --> sun4v_{1,2}insn_patchDavid S. Miller1-4/+7
2006-03-20[SPARC64]: Initial sun4v TLB miss handling infrastructure.David S. Miller2-2/+17
2006-03-20[SPARC64]: Sanitize %pstate writes for sun4v.David S. Miller1-0/+6
2006-03-20[SPARC64]: Kill all %pstate changes in context switch code.David S. Miller1-5/+0
2006-03-20[SPARC64]: Add initial code to twiddle %gl on trap entry/exit.David S. Miller2-0/+9
2006-03-20[SPARC64]: Add define for "GL" field of sun4v %tstate register.David S. Miller1-2/+3
2006-03-20[SPARC64]: Add sun4v case to __GET_CPUID() patch tables.David S. Miller1-0/+8
2006-03-20[SPARC64]: Sun4v interrupt queue register definitions.David S. Miller1-0/+15
2006-03-20[SPARC64]: Sun4v scratchpad register layout.David S. Miller1-0/+14
2006-03-20[SPARC64]: Sun4v specific ASI defines.David S. Miller1-0/+9
2006-03-20[SPARC64]: Add Niagara init-store twin-load ASI defines.David S. Miller1-1/+8
2006-03-20[SPARC64]: Add 'hypervisor' to ultra_tlb_type enumeration.David S. Miller1-0/+1
2006-03-20[SPARC64]: SUN4V hypervisor interface defines.David S. Miller1-0/+2072
2006-03-20[SPARC64]: Refine register window trap handling.David S. Miller1-1/+233
2006-03-20[SPARC64]: Add explicit register args to trap state loading macros.David S. Miller1-44/+44
2006-03-20[SPARC64]: Refine code sequences to get the cpu id.David S. Miller3-47/+71
2006-03-20[SPARC64]: Correctable ECC errors cannot occur at trap level > 0.David S. Miller1-6/+3
2006-03-20[SPARC64]: Access TSB with physical addresses when possible.David S. Miller2-6/+91
2006-03-20[SPARC64]: Kill out-of-date commentary in asm-sparc64/tsb.hDavid S. Miller1-8/+0
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-06 16:35:46 +0300