summaryrefslogtreecommitdiff
path: root/drivers/net/dsa
AgeCommit message (Expand)AuthorFilesLines
2016-03-14net: dsa: make port_bridge_leave return voidVivien Didelot3-23/+11
2016-03-14net: dsa: rename port_*_bridge routinesVivien Didelot3-6/+6
2016-03-14dsa: Rename mv88e6123_61_65 to mv88e6123 to be consistentAndrew Lunn5-18/+18
2016-03-11net: dsa: mv88e6xxx: avoid writing the same modeVivien Didelot1-8/+13
2016-03-11net: dsa: mv88e6xxx: read then write PVIDVivien Didelot1-4/+26
2016-03-11net: dsa: mv88e6xxx: rework port state setterVivien Didelot2-22/+34
2016-03-02net: dsa: mv88e6xxx: support VLAN filteringVivien Didelot4-0/+43
2016-03-02net: dsa: mv88e6xxx: remove reserved VLANsVivien Didelot1-30/+3
2016-03-02net: dsa: mv88e6xxx: restore VLANTable map controlVivien Didelot1-7/+47
2016-03-02net: dsa: mv88e6xxx: assign dynamic FDB to bridgesVivien Didelot1-2/+39
2016-03-02net: dsa: mv88e6xxx: assign default FDB to portsVivien Didelot2-7/+91
2016-03-02net: dsa: mv88e6xxx: assign dynamic FDB to VLANsVivien Didelot2-9/+49
2016-03-02net: dsa: mv88e6xxx: extract single FDB dumpVivien Didelot1-33/+46
2016-03-02net: dsa: mv88e6xxx: extract single VLAN retrievalVivien Didelot1-20/+35
2016-02-25net: dsa: mv88e6xxx: implement port_vlan_dumpVivien Didelot4-66/+56
2016-02-23net: dsa: mv88e6xxx: check hardware VLAN in useVivien Didelot1-0/+64
2016-02-23net: dsa: pass bridge down to driversVivien Didelot4-9/+24
2016-02-23net: dsa: mv88e6xxx: add port private structureVivien Didelot2-3/+8
2016-02-17net: dsa: mv88e6xxx: Add support for Marvell 88E6240Sascha Hauer1-0/+1
2016-02-13net: dsa: mv88e6xxx: do not leave reserved VLANsVivien Didelot1-15/+10
2016-02-13net: dsa: mv88e6xxx: fix software VLAN deletionVivien Didelot1-1/+1
2016-01-30net: dsa: mv88e6xxx: fix port VLAN mapsVivien Didelot1-1/+2
2016-01-25net: dsa: fix mv88e6xxx switchesRussell King1-1/+1
2015-12-24dsa: mv88e6xxx: Add Second back of statisticsAndrew Lunn2-109/+129
2015-11-23dsa: mv88e6xxx.c: Hardware reset the chip if availableAndrew Lunn1-0/+10
2015-11-16net: dsa: mv88e6060: replace magic values with register definesNeil Armstrong1-27/+37
2015-11-16net: dsa: mv88e6060: add register defines header fileNeil Armstrong1-0/+111
2015-11-16net: dsa: mv88e6060: use the correct bit shift for mac0Neil Armstrong1-1/+2
2015-11-16net: dsa: mv88e6060: use the correct MaxFrameSize bitNeil Armstrong1-1/+1
2015-11-16net: dsa: mv88e6060: use the correct InitReady bitNeil Armstrong1-1/+1
2015-11-16net: dsa: mv88e6060: remove poll_link callbackNeil Armstrong1-49/+0
2015-11-05net: dsa: mv88e6xxx: isolate unbridged portsVivien Didelot4-0/+48
2015-11-03net: dsa: mv88e6xxx: include DSA ports in VLANsVivien Didelot1-6/+6
2015-11-03net: dsa: mv88e6xxx: disable SA learning for DSA and CPU portsAndrew Lunn2-2/+11
2015-11-02net: dsa: mv88e6xxx: lookup switch nameVivien Didelot6-112/+95
2015-11-02net: dsa: mv88e6xxx: assert SMI lockVivien Didelot1-11/+14
2015-11-01net: dsa: use switchdev obj for VLAN add/del opsVivien Didelot4-27/+97
2015-10-27net: dsa: bcm_sf2: Unhardcode port numbersFlorian Fainelli2-11/+97
2015-10-27net: dsa: bcm_sf2: Implement FDB operationsFlorian Fainelli3-0/+335
2015-10-23net: dsa: Make mv88e6060 use nested mdiobus read/writeNeil Armstrong1-2/+2
2015-10-23net: dsa: Make mv88e6xxx use nested mdiobus read/writeNeil Armstrong1-37/+9
2015-10-23net: dsa: mv88e6xxx: remove debugfs interfaceVivien Didelot2-293/+0
2015-10-22net: dsa: mv88e6xxx: remove port_fdb_getnextVivien Didelot4-77/+0
2015-10-22net: dsa: mv88e6xxx: implement port_fdb_dumpVivien Didelot4-0/+70
2015-10-22net: dsa: mv88e6xxx: write MAC outside of ATU Get Next codeVivien Didelot1-6/+5
2015-10-22net: dsa: mv88e6xxx: write VID outside of VTU Get Next codeVivien Didelot1-10/+29
2015-10-13net: dsa: mv88e6xxx: fix hardware bridgingVivien Didelot4-50/+3
2015-10-13net: dsa: mv88e6xxx: do not support per-port FIDVivien Didelot2-63/+11
2015-10-13net: dsa: mv88e6xxx: bridges do not need an FIDVivien Didelot2-110/+32
2015-10-11net: dsa: use switchdev obj in port_fdb_delVivien Didelot2-3/+3
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-01 22:30:34 +0300