summaryrefslogtreecommitdiff
path: root/drivers/net/dsa/mv88e6xxx/chip.h
AgeCommit message (Expand)AuthorFilesLines
2022-03-22net: dsa: mv88e6xxx: Require ops be implemented to claim STU supportTobias Waldekranz1-1/+3
2022-03-18net: dsa: mv88e6xxx: MST OffloadingTobias Waldekranz1-0/+13
2022-03-18net: dsa: mv88e6xxx: Export STU as devlink regionTobias Waldekranz1-0/+1
2022-03-18net: dsa: mv88e6xxx: Disentangle STU from VTUTobias Waldekranz1-0/+24
2022-02-11dsa: mv88e6xxx: make serdes SGMII/Fiber tx amplitude configurableHolger Brunck1-0/+4
2022-02-03net: dsa: mv88e6xxx: convert to phylink_generic_validate()Russell King (Oracle)1-3/+0
2022-02-03net: dsa: mv88e6xxx: populate supported_interfaces and mac_capabilitiesRussell King (Oracle)1-0/+2
2022-02-03net: dsa: mv88e6xxx: Support policy entries in the VTUTobias Waldekranz1-0/+1
2022-01-31net: dsa: mv88e6xxx: Improve indirect addressing performanceTobias Waldekranz1-0/+1
2021-10-09net: dsa: mv88e6xxx: isolate the ATU databases of standalone and bridged portsVladimir Oltean1-0/+3
2021-10-09net: dsa: mv88e6xxx: keep the pvid at 0 when VLAN-unawareVladimir Oltean1-0/+6
2021-09-27dsa: mv88e6xxx: Include tagger overhead when setting MTU for DSA and CPU portsAndrew Lunn1-0/+1
2021-04-21net: dsa: mv88e6xxx: Export cross-chip PVT as devlink regionTobias Waldekranz1-0/+3
2021-04-21net: dsa: mv88e6xxx: Mark chips with undocumented EDSA tag supportTobias Waldekranz1-1/+20
2021-03-18net: dsa: mv88e6xxx: add support for mv88e6393x familyPavana Sharma1-0/+4
2021-03-18net: dsa: mv88e6xxx: change serdes lane parameter type from u8 type to intPavana Sharma1-8/+8
2021-02-13net: dsa: act as passthrough for bridge port flagsVladimir Oltean1-2/+4
2021-01-16net: dsa: mv88e6xxx: Only allow LAG offload on supported hardwareTobias Waldekranz1-0/+5
2020-11-26net: dsa: mv88e6xxx: Don't force link when using in-band-statusChris Packham1-0/+4
2020-11-12net: dsa: mv88e6xxx: Add helper to get a chip's max_vidTobias Waldekranz1-0/+5
2020-11-10net: dsa: mv88e6xxx: Export VTU as devlink regionTobias Waldekranz1-0/+1
2020-09-19net: dsa: mv88e6xxx: Add devlink regionsAndrew Lunn1-0/+16
2020-09-19net: dsa: mv88e6xxx: Create helper for FIDs in useAndrew Lunn1-0/+2
2020-07-26Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netDavid S. Miller1-0/+1
2020-07-25net: dsa: mv88e6xxx: Use chip-wide max frame size for MTUChris Packham1-0/+3
2020-07-20net: dsa: mv88e6xxx: fix in-band AN link establishmentRussell King1-0/+1
2020-07-06net: dsa: mv88e6xxx: Fix sparse warnings from GENMASKAndrew Lunn1-2/+2
2020-03-16net: dsa: mv88e6xxx: remove port_link_state functionsRussell King1-3/+0
2020-03-16net: dsa: mv88e6xxx: combine port_set_speed and port_set_duplexRussell King1-11/+7
2020-03-16net: dsa: mv88e6xxx: extend phylink to Serdes PHYsRussell King1-3/+11
2020-02-17net: dsa: mv88e6xxx: Allow PCS registers to be retrieved via ethtoolAndrew Lunn1-0/+5
2020-02-10net: dsa: mv88e6xxx: Prevent truncation of longer interrupt namesAndrew Lunn1-6/+6
2020-01-07net: dsa: mv88e6xxx: Unique ATU and VTU IRQ namesAndrew Lunn1-0/+2
2020-01-07net: dsa: mv88e6xxx: Unique g2 IRQ nameAndrew Lunn1-0/+1
2020-01-07net: dsa: mv88e6xxx: Unique watchdog IRQ nameAndrew Lunn1-0/+1
2020-01-07net: dsa: mv88e6xxx: Unique SERDES interrupt namesAndrew Lunn1-0/+1
2020-01-07net: dsa: mv88e6xxx: Unique IRQ nameAndrew Lunn1-0/+1
2019-11-11net: dsa: mv88e6xxx: Add support for port mirroringIwan R Timmer1-0/+6
2019-11-11net: dsa: mv88e6xxx: Split monitor port configurationIwan R Timmer1-1/+8
2019-11-06net: dsa: mv88e6xxx: Add number of MACs in the ATUAndrew Lunn1-0/+6
2019-10-29net: dsa: mv88e6xxx: Add devlink param for ATU hash algorithm.Andrew Lunn1-0/+4
2019-09-10net: dsa: mv88e6xxx: add RXNFC supportVivien Didelot1-0/+13
2019-09-10net: dsa: mv88e6xxx: introduce .port_set_policyVivien Didelot1-0/+22
2019-09-01net: dsa: mv88e6xxx: centralize SERDES IRQ handlingVivien Didelot1-2/+0
2019-09-01net: dsa: mv88e6xxx: introduce .serdes_irq_statusVivien Didelot1-0/+2
2019-09-01net: dsa: mv88e6xxx: introduce .serdes_irq_enableVivien Didelot1-0/+2
2019-09-01net: dsa: mv88e6xxx: pass lane to .serdes_powerVivien Didelot1-1/+2
2019-09-01net: dsa: mv88e6xxx: simplify .serdes_get_laneVivien Didelot1-1/+1
2019-09-01net: dsa: mv88e6xxx: introduce .serdes_irq_mappingVivien Didelot1-0/+2
2019-09-01net: dsa: mv88e6xxx: fix SERDES IRQ mappingVivien Didelot1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-02 22:51:22 +0300