summaryrefslogtreecommitdiff
path: root/drivers/net/dsa/mv88e6xxx/chip.c
AgeCommit message (Expand)AuthorFilesLines
2017-06-15net: dsa: mv88e6xxx: prefix Global Stats macrosVivien Didelot1-6/+8
2017-06-15net: dsa: mv88e6xxx: prefix Global Control macrosVivien Didelot1-9/+9
2017-06-15net: dsa: mv88e6xxx: prefix Global VTU macrosVivien Didelot1-10/+13
2017-06-15net: dsa: mv88e6xxx: prefix Global ATU macrosVivien Didelot1-11/+11
2017-06-15net: dsa: mv88e6xxx: prefix Global Switch MAC macrosVivien Didelot1-19/+0
2017-06-15net: dsa: mv88e6xxx: prefix Global Status macrosVivien Didelot1-2/+2
2017-06-13net: dsa: mv88e6xxx: prefix remaining port macrosVivien Didelot1-2/+2
2017-06-13net: dsa: mv88e6xxx: prefix Port Association Vector macrosVivien Didelot1-1/+2
2017-06-13net: dsa: mv88e6xxx: prefix Port Egress Rate Control macrosVivien Didelot1-1/+2
2017-06-13net: dsa: mv88e6xxx: prefix Port Control 2 macrosVivien Didelot1-3/+3
2017-06-13net: dsa: mv88e6xxx: prefix Port Default VLAN macrosVivien Didelot1-1/+1
2017-06-13net: dsa: mv88e6xxx: prefix Port Control macrosVivien Didelot1-4/+4
2017-06-13net: dsa: mv88e6xxx: prefix Port Switch ID macrosVivien Didelot1-30/+30
2017-06-13net: dsa: mv88e6xxx: prefix Port Status macrosVivien Didelot1-2/+2
2017-06-09net: dsa: mv88e6xxx: rework jumbo size operationVivien Didelot1-19/+19
2017-06-09net: dsa: mv88e6xxx: rework pause limit operationVivien Didelot1-24/+24
2017-06-09net: dsa: mv88e6xxx: do not prefix ops with g1Vivien Didelot1-54/+54
2017-06-09net: dsa: mv88e6xxx: use bridge state valuesVivien Didelot1-21/+2
2017-06-09net: dsa: mv88e6xxx: add egress mode enumerationVivien Didelot1-5/+6
2017-06-09net: dsa: mv888e6xxx: do not use netdev printingVivien Didelot1-16/+15
2017-06-08net: dsa: mv88e6xxx: do not skip ports on VLAN delVivien Didelot1-4/+0
2017-06-08net: dsa: mv88e6xxx: exclude all ports in new VLANVivien Didelot1-4/+3
2017-06-08net: dsa: mv88e6xxx: define membership on VLAN addVivien Didelot1-5/+11
2017-06-07net: dsa: mv88e6xxx: Have 6161/6123 use EDSA tagsAndrew Lunn1-2/+2
2017-06-05net: dsa: mv88e6xxx: mv88e6161 uses mv88e6320 stats snapshotAndrew Lunn1-2/+2
2017-06-05net: dsa: mv88e6xxx: 6161 uses global 2 for PHY accessAndrew Lunn1-4/+4
2017-06-05net: dsa: mv88e6xxx: rename chip headerVivien Didelot1-1/+1
2017-05-31net: dsa: remove dev arg of dsa_register_switchVivien Didelot1-1/+1
2017-05-31net: dsa: mv88e6xxx: rename PHY PPU accessorsVivien Didelot1-8/+8
2017-05-31net: dsa: mv88e6xxx: provide a PHY setup helperVivien Didelot1-7/+4
2017-05-28net: dsa: mv88e6xxx: handle SERDES error appropriatelyVivien Didelot1-12/+7
2017-05-26dsa: mv88e6xxx: Enable/Disable SERDES on port enable/disableAndrew Lunn1-8/+42
2017-05-26net: dsa: mv88e6xxx: mv88e6390X SERDES supportAndrew Lunn1-0/+6
2017-05-26net: dsa: mv88e6xxx: Refactor mv88e6352 SERDES code into an opAndrew Lunn1-45/+19
2017-05-26net: dsa: mv88e6xxx: Move phy functions into phy.[ch]Andrew Lunn1-231/+2
2017-05-18net: dsa: use switchdev_obj_dump_cb_t everywhereVivien Didelot1-5/+5
2017-05-18net: dsa: include switchdev.h only onceVivien Didelot1-1/+0
2017-05-12net: dsa: mv88e6xxx: add default case to switchGustavo A. R. Silva1-0/+3
2017-05-01net: dsa: mv88e6xxx: add VTU support for 88E6390Vivien Didelot1-0/+18
2017-05-01net: dsa: mv88e6xxx: simplify VTU entry getterVivien Didelot1-38/+24
2017-05-01net: dsa: mv88e6xxx: add VTU Load/Purge operationVivien Didelot1-49/+31
2017-05-01net: dsa: mv88e6xxx: add VTU GetNext operationVivien Didelot1-48/+34
2017-05-01net: dsa: mv88e6xxx: load STU entry with VTU entryVivien Didelot1-104/+4
2017-05-01net: dsa: mv88e6xxx: get STU entry on VTU GetNextVivien Didelot1-1/+1
2017-05-01net: dsa: mv88e6xxx: move STU GetNext operationVivien Didelot1-13/+1
2017-05-01net: dsa: mv88e6xxx: move VTU Data accessorsVivien Didelot1-81/+7
2017-05-01net: dsa: mv88e6xxx: move generic VTU GetNextVivien Didelot1-29/+2
2017-05-01net: dsa: mv88e6xxx: move VTU VID accessorsVivien Didelot1-34/+23
2017-05-01net: dsa: mv88e6xxx: move VTU SID accessorsVivien Didelot1-13/+8
2017-05-01net: dsa: mv88e6xxx: move VTU FID accessorsVivien Didelot1-5/+2
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-30 22:04:54 +0300