summaryrefslogtreecommitdiff
path: root/drivers/media
AgeCommit message (Expand)AuthorFilesLines
2020-12-17Merge tag 'arm-soc-drivers-5.11' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds3-48/+0
2020-12-16Merge tag 'pm-5.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/rafa...Linus Torvalds1-2/+1
2020-12-16Merge tag 'spi-v5.11' of git://git.kernel.org/pub/scm/linux/kernel/git/brooni...Linus Torvalds1-2/+3
2020-12-16Merge tag 'net-next-5.11' of git://git.kernel.org/pub/scm/linux/kernel/git/ne...Linus Torvalds1-0/+1
2020-12-14Merge tag 'media/v5.11-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mc...Linus Torvalds238-7944/+23754
2020-12-14Merge branch 'opp/linux-next' of git://git.kernel.org/pub/scm/linux/kernel/gi...Rafael J. Wysocki1-2/+1
2020-12-14Merge tag 'drm-next-2020-12-11' of git://anongit.freedesktop.org/drm/drmLinus Torvalds3-17/+40
2020-12-12Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski7-32/+58
2020-12-10Merge series "spi: spi-geni-qcom: Use gpio descriptors for CS" from Stephen B...Mark Brown34-984/+2415
2020-12-09media: venus: dev_pm_opp_put_*() accepts NULL argumentViresh Kumar1-2/+1
2020-12-08media: vidtv: fix some warningsMauro Carvalho Chehab3-3/+5
2020-12-07media: ccs: Add support for obtaining C-PHY configuration from firmwareSakari Ailus1-0/+4
2020-12-07media: ccs-pll: Print pixel ratesSakari Ailus1-0/+5
2020-12-07media: ccs: Print written register valuesSakari Ailus1-0/+4
2020-12-07media: ccs: Add support for DDR OP SYS and OP PIX clocksSakari Ailus1-1/+8
2020-12-07media: ccs-pll: Add support for DDR OP system and pixel clocksSakari Ailus2-20/+46
2020-12-07media: ccs: Dual PLL supportSakari Ailus2-3/+51
2020-12-07media: ccs-pll: Add trivial dual PLL supportSakari Ailus2-22/+196
2020-12-07media: ccs-pll: Separate VT divisor limit calculation from the restSakari Ailus1-27/+37
2020-12-07media: ccs-pll: Fix VT post-PLL divisor calculationSakari Ailus1-5/+7
2020-12-07media: ccs-pll: Make VT divisors 16-bitSakari Ailus1-26/+25
2020-12-07media: ccs-pll: Rework bounds checksSakari Ailus2-57/+95
2020-12-07media: ccs-pll: Print relevant information on PLL treeSakari Ailus1-19/+66
2020-12-07media: ccs-pll: Better separate OP and VT sub-tree calculationSakari Ailus1-23/+31
2020-12-07media: ccs-pll: Check for derating and overrating, support non-derating sensorsSakari Ailus3-29/+64
2020-12-07media: ccs-pll: Split off VT subtree calculationSakari Ailus1-124/+131
2020-12-07media: ccs-pll: Add C-PHY supportSakari Ailus1-9/+26
2020-12-07media: ccs-pll: Add sanity checksSakari Ailus1-0/+9
2020-12-07media: ccs-pll: Add support flexible OP PLL pixel clock dividerSakari Ailus3-8/+23
2020-12-07media: ccs-pll: Support two cycles per pixel on OP domainSakari Ailus3-6/+16
2020-12-07media: ccs-pll: Add support for extended input PLL clock dividerSakari Ailus3-1/+7
2020-12-07media: ccs-pll: Add support for decoupled OP domain calculationSakari Ailus4-19/+23
2020-12-07media: ccs: Add support for lane speed modelSakari Ailus1-1/+10
2020-12-07media: ccs-pll: Add support for lane speed modelSakari Ailus2-11/+31
2020-12-07media: ccs-pll: Use explicit 32-bit unsigned typeSakari Ailus1-2/+2
2020-12-07media: ccs-pll: Fix check for PLL multiplier upper boundSakari Ailus1-2/+1
2020-12-07media: ccs-pll: Fix comment on check against maximum PLL multiplierSakari Ailus1-1/+1
2020-12-07media: ccs-pll: Avoid overflow in pre-PLL divisor lower bound searchSakari Ailus1-2/+9
2020-12-07media: ccs-pll: Fix condition for pre-PLL divider lower boundSakari Ailus1-1/+1
2020-12-07media: ccs-pll: Begin calculation from OP system clock frequencySakari Ailus1-8/+4
2020-12-07media: ccs-pll: Use the BIT macroSakari Ailus1-2/+5
2020-12-07media: ccs-pll: Document the structs in the header as well as the functionSakari Ailus1-0/+89
2020-12-07media: ccs-pll: Move the flags field down, away from 8-bit fieldsSakari Ailus1-1/+1
2020-12-07media: ccs-pll: Differentiate between CSI-2 D-PHY and C-PHYSakari Ailus3-3/+4
2020-12-07media: ccs-pll: Remove parallel bus supportSakari Ailus2-15/+4
2020-12-07media: ccs-pll: End search if there are no better values availableSakari Ailus1-2/+8
2020-12-07media: ccs-pll: Use correct VT divisor for calculating VT SYS divisorSakari Ailus1-2/+2
2020-12-07media: ccs-pll: Split limits and PLL configuration into front and back partsSakari Ailus3-188/+209
2020-12-07media: ccs-pll: Don't use div_u64 to divide a 32-bit numberSakari Ailus1-1/+1
2020-12-07media: netup_unidvb: Don't leak SPI master in probe error pathLukas Wunner1-2/+3
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-14 12:04:41 +0300