summaryrefslogtreecommitdiff
path: root/drivers/gpu
AgeCommit message (Expand)AuthorFilesLines
2023-10-02drm/bridge: lt9211: Convert to use maple tree register cacheMark Brown1-1/+1
2023-10-02drm/bridge: icn6211: Convert to use maple tree register cacheMark Brown1-1/+1
2023-10-02drm/bridge: tc358767: Convert to use maple tree register cacheMark Brown1-1/+1
2023-10-02drm/bridge: dpc3433: Convert to use maple tree register cacheMark Brown1-1/+1
2023-10-02drm/bridge: adv7511: Convert to use maple tree register cacheMark Brown1-2/+2
2023-09-30drm/tests: Add new format conversion tests to better cover drm_fb_blit()Arthur Grillo1-0/+142
2023-09-30drm/tests: Add calls to drm_fb_blit() on supported format conversion testsArthur Grillo1-0/+142
2023-09-29drm/i915: Update DRIVER_DATE to 20230929Jani Nikula1-2/+2
2023-09-29drm/i915: Warn on if set frontbuffer return value is not NULL on releaseJouni Högander1-2/+3
2023-09-29Merge tag 'drm-misc-next-2023-09-27' of git://anongit.freedesktop.org/drm/drm...Dave Airlie137-2026/+3789
2023-09-28drm/i915/fdi: Recompute state for affected CRTCs on FDI linksImre Deak3-0/+52
2023-09-28drm/i915/fdi: Improve FDI BW sharing between pipe B and CImre Deak9-40/+140
2023-09-28drm/i915: Add helpers for BW management on shared display linksImre Deak7-5/+311
2023-09-28drm/i915: Factor out a helper to check/compute all the CRTC statesImre Deak1-32/+46
2023-09-28drm/i915: Rename intel_modeset_all_pipes() to intel_modeset_all_pipes_late()Imre Deak4-7/+7
2023-09-28drm/i915: Add helper to modeset a set of pipesImre Deak2-21/+83
2023-09-28drm/i915/dp: Limit the output link bpp in DSC modeImre Deak3-0/+12
2023-09-28drm/i915/dp: Update the link bpp limits for DSC modeImre Deak4-22/+108
2023-09-28drm/i915/dp: Skip computing a non-DSC link config if DSC is neededImre Deak2-14/+33
2023-09-28drm/i915/dp: Track the pipe and link bpp limits separatelyImre Deak4-18/+45
2023-09-28drm/i915/dp: Factor out helpers to compute the link limitsImre Deak2-45/+68
2023-09-28drm/i915: Don't set PIPE_CONTROL_FLUSH_L3 for aux invalNirmoy Das1-1/+10
2023-09-28drm/bridge: lt9611uxc: use drm_bridge_get_edid() instead of using ->get_edid ...Jani Nikula1-1/+1
2023-09-28drm/bridge: use drm_bridge_get_edid() instead of using ->get_edid directlyJani Nikula1-1/+1
2023-09-27drm/nouveau/kms/nv50: hide unused variablesArnd Bergmann1-3/+1
2023-09-27drm/i915/dsb: Use DEwake to combat PkgC latencyVille Syrjälä3-14/+82
2023-09-27drm/i915: Introduce intel_crtc_scanline_to_hw()Ville Syrjälä2-0/+15
2023-09-27drm/i915: Introduce skl_watermark_max_latency()Ville Syrjälä2-0/+16
2023-09-27drm/i915/dsb: Evade transcoder undelayed vblank when using DSBVille Syrjälä1-1/+4
2023-09-27drm/i915/dsb: Use non-posted register writes for legacy LUTVille Syrjälä1-0/+11
2023-09-27drm/i915/dsb: Load LUTs using the DSB during vblankVille Syrjälä4-7/+32
2023-09-27drm/i915/dsb: Don't use DSB to load the LUTs during full modesetVille Syrjälä1-0/+4
2023-09-27drm/i915/dsb: Add support for non-posted DSB registers writesVille Syrjälä2-0/+23
2023-09-27drm/i915/dsb: Introduce intel_dsb_reg_write_masked()Ville Syrjälä2-0/+20
2023-09-27drm/i915/dsb: Introduce intel_dsb_noop()Ville Syrjälä2-0/+10
2023-09-27drm/i915/dsb: Define the contents of some intstructions bit betterVille Syrjälä1-4/+8
2023-09-27drm/i915/dsb: Define more DSB bitsVille Syrjälä1-0/+31
2023-09-27drm/i915/dsb: Use non-locked register accessVille Syrjälä1-9/+9
2023-09-27drm/i915: Do not disable preemption for resetsTvrtko Ursulin1-8/+6
2023-09-27drm/gma500: refactor deprecated strncpyJustin Stitt1-1/+1
2023-09-26i915/guc: Get runtime pm in busyness worker only if already activeUmesh Nerlige Ramappa1-3/+35
2023-09-26drm/i915/cx0: prefer forward declarations over includesJani Nikula1-6/+8
2023-09-26drm/i915/dp: refactor aux_ch_name()Jani Nikula2-18/+25
2023-09-26drm/i915/perf: Remove gtt_offset from stream->oa_buffer.head/.tailAshutosh Dixit1-39/+13
2023-09-26drm/nouveau: uvmm: rename 'umgr' to 'base'Danilo Krummrich4-22/+22
2023-09-26drm/gpuvm: allow building as moduleDanilo Krummrich4-1/+12
2023-09-26drm/gpuvm: rename struct drm_gpuva_manager to struct drm_gpuvmDanilo Krummrich6-229/+229
2023-09-26drm/imx/dcss: Call drm_atomic_helper_shutdown() at shutdown timeDouglas Anderson3-0/+16
2023-09-25drm/i915: Add Wa_18028616096Shekhar Chauhan2-0/+6
2023-09-25drm/i915/irq: Clear GFX_MSTR_IRQ as part of IRQ resetGustavo Sousa1-0/+2
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-01 13:41:02 +0300