summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2022-01-28drm/i915: Move drrs hardware bit frobbing to small helpersVille Syrjälä1-31/+36
2022-01-28drm/i915: s/gmch_{m,n}/data_{m,n}/Ville Syrjälä5-30/+30
2022-01-28drm/i915: Clean up M/N register definesVille Syrjälä3-26/+10
2022-01-28drm/i915: Extract intel_{get,set}_m_n()Ville Syrjälä1-62/+47
2022-01-27drm/i915/adlp: Fix TypeC PHY-ready status readoutImre Deak1-1/+2
2022-01-26drm/i915: Clean up PIPESRC definesVille Syrjälä3-5/+10
2022-01-26drm/i915: Clean up PCH_TRANSCONF/TRANS_DP_CTL bit definesVille Syrjälä2-38/+33
2022-01-26drm/i915: Clean up PIPECONF bit definesVille Syrjälä6-98/+89
2022-01-26drm/i915: Clean up SKL_BOTTOM_COLOR definesVille Syrjälä1-2/+2
2022-01-26drm/i915: Clean up PIPEMISC register definesVille Syrjälä2-25/+28
2022-01-26drm/i915: Bump DSL linemask to 20 bitsVille Syrjälä3-15/+6
2022-01-26drm/i915: Use single_enabled_crtc() in i9xx_update_wm()Ville Syrjälä1-15/+11
2022-01-26drm/i915: Use the correct plane source width in watermark calculationsVille Syrjälä1-11/+10
2022-01-26drm/i915: Fix up pixel_rate vs. clock confusion in wm calculationsVille Syrjälä1-30/+22
2022-01-26drm/i915: Move dsc/joiner enable into hsw_crtc_enable()Ville Syrjälä3-15/+5
2022-01-26drm/i915: Extract hsw_configure_cpu_transcoder()Ville Syrjälä1-15/+23
2022-01-26drm/i915: Use per-device debugs for bigjoiner stuffVille Syrjälä1-9/+13
2022-01-26drm/i915: Simplify intel_dsc_source_support()Ville Syrjälä1-6/+1
2022-01-26drm/i915: Skip dsc readout if the transcoder is disabledVille Syrjälä1-3/+3
2022-01-26drm/i915: Don't allocate extra ddb during async flip for DG2Stanislav Lisovskiy1-0/+19
2022-01-26drm/i915: Use wm0 only during async flips for DG2Stanislav Lisovskiy2-2/+36
2022-01-26drm/i915: Introduce do_async_flip flag to intel_plane_stateStanislav Lisovskiy3-3/+12
2022-01-26drm/i915: Pass plane to watermark calculation functionsStanislav Lisovskiy2-16/+22
2022-01-26drm/i915: Introduce ilk_pch_pre_enable()Ville Syrjälä3-4/+17
2022-01-25drm/i915/overlay: Prevent divide by zero bugs in scalingDan Carpenter1-0/+3
2022-01-24drm/i915/cdclk: convert to drm device based loggingJani Nikula1-1/+1
2022-01-24drm/i915/cdclk: update intel_dump_cdclk_config() loggingJani Nikula4-13/+15
2022-01-24drm/i915/lspcon: convert to drm device based loggingJani Nikula1-67/+77
2022-01-24drm/i915/sprite: convert to drm device based loggingJani Nikula1-11/+13
2022-01-24drm/i915/plane: convert to drm device based logging and WARNJani Nikula2-6/+9
2022-01-24drm/i915/dp: convert to drm device based loggingJani Nikula1-15/+20
2022-01-24drm/i915/hotplug: convert to drm device based loggingJani Nikula1-7/+7
2022-01-24drm/i915/pps: convert to drm device based loggingJani Nikula1-9/+13
2022-01-24drm/i915/snps: convert to drm device based loggingJani Nikula1-14/+15
2022-01-24drm/i915: nuke local versions of WARN_ON/WARN_ON_ONCEJani Nikula1-15/+0
2022-01-24drm/i915: Nuke dg2_ddi_pre_enable_dp()Ville Syrjälä1-113/+4
2022-01-24drm/i915/hdmi: Clean up TMDS clock limit exceeding user mode handlingVille Syrjälä3-47/+62
2022-01-24drm/i915: Clean up pre-skl primary plane registersVille Syrjälä6-116/+128
2022-01-21drm/i915/mst: only ack the ESI we actually handledJani Nikula1-8/+12
2022-01-21drm/i915/mst: ack sink irq ESI for link status changesJani Nikula1-0/+1
2022-01-21drm/i915/mst: read link status only when requested by sink in ESIJani Nikula1-23/+18
2022-01-21drm/i915/mst: abstract handling of link status in DP MSTJani Nikula1-5/+18
2022-01-21drm/i915/mst: debug log 4 bytes of ESI right after readingJani Nikula1-2/+2
2022-01-21drm/i915/mst: abstract intel_dp_ack_sink_irq_esi()Jani Nikula1-10/+15
2022-01-21drm/i915/mst: fix intel_dp_mst_hpd_irq() indentationJani Nikula1-5/+5
2022-01-21drm/i915: split out i915_reg_read_ioctl() to i915_ioctl.[ch]Jani Nikula6-74/+111
2022-01-20drm/i915/dmc: Eliminate remnant GEN<n> referencesMadhumitha Tolakanahalli Pradeep1-7/+7
2022-01-20drm/i915: Clean up vlv/chv sprite plane registersVille Syrjälä2-42/+70
2022-01-20drm/i915/hdmi: Ignore DP++ TMDS clock limit for native HDMI portsVille Syrjälä1-0/+8
2022-01-20drm/i915/bios: Nuke DEVICE_TYPE_DP_DUAL_MODE_BITSVille Syrjälä2-15/+6
generated by cgit v1.2.3 (git 2.39.0) at 2025-03-10 07:00:38 +0300