summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2016-05-11drm/i915: Promote IS_BROADWELL to a simple macroTvrtko Ursulin2-1/+6
2016-05-11drm/i915: Make IS_GENx macros work on a maskTvrtko Ursulin3-10/+14
2016-05-10drm/i915: Use drm_i915_private as the native pointer for intel_uncore.cChris Wilson15-348/+285
2016-05-10drm/i915: Re-enable GGTT earlier during resume on pre-gen6 platformsVille Syrjälä5-3/+20
2016-05-09drm/i915: Add a FIXME about crtc !active vs. watermarksVille Syrjälä1-0/+5
2016-05-09drm/i915: Calculate IPS linetime watermark based on future cdclkVille Syrjälä1-6/+6
2016-05-09drm/i915: Store a i915 backpointer from engine, and use itChris Wilson26-517/+459
2016-05-09drm/i915/execlists: Refactor common engine setupChris Wilson1-83/+93
2016-05-09drm/i915: Small display interrupt handlers tidyTvrtko Ursulin8-271/+237
2016-05-09drm/i915: Determine DP++ type 1 DVI adaptor presence based on VBTVille Syrjälä4-4/+75
2016-05-09drm/i915: Enable/disable TMDS output buffers in DP++ adaptor as neededVille Syrjälä3-0/+33
2016-05-09drm/i915: Respect DP++ adaptor TMDS clock limitVille Syrjälä2-8/+55
2016-05-09drm: Add helper for DP++ adaptorsVille Syrjälä2-1/+367
2016-05-09drm/i915: Dump pipe config when intel_modeset_pipe_config fails.Maarten Lankhorst1-1/+4
2016-05-09drm/i915: Allow MI_LOAD_REGISTER_REG between whitelisted registers.Kenneth Graunke1-2/+15
2016-05-08drm/i915: Update DRIVER_DATE to 20160508Daniel Vetter1-1/+1
2016-05-06drm/i915/kbl: Introduce the first official DMC for Kabylake.Rodrigo Vivi1-11/+19
2016-05-05drm/i915: Unexport i915_ppgtt_init()Chris Wilson2-2/+1
2016-05-05drm/i915: Report command parser version 0 if disabledChris Wilson3-3/+16
2016-05-04drm/i915: Bail out of pipe config compute loop on LPTDaniel Vetter1-1/+7
2016-05-04drm/i915: remove i915_gem_object_ggtt_unbindMatthew Auld2-7/+1
2016-05-04drm/i915: Simplify intel_mark_busy/idleTvrtko Ursulin3-13/+9
2016-05-03Revert "drm/i915: start adding dp mst audio"Lyude5-65/+8
2016-05-03drm/i915/chv: Tune L3 SQC credits based on actual latenciesImre Deak2-16/+38
2016-05-03drm/i915: Clean up L3 SQC register field definitionsImre Deak3-4/+6
2016-05-03drm/i915/bdw: Add missing delay during L3 SQC credit programmingImre Deak1-0/+6
2016-05-02drm/i915: Parse LFP brightness control field in VBTDeepak M4-0/+24
2016-05-02drm/i915: Add rpm get/put in oom and vmap notifierPraveen Paneri1-0/+4
2016-05-02drm/i915: Unbind objects in shrinker only if device is runtime activePraveen Paneri1-0/+12
2016-05-02drm/i915/lvds: separate border enable readout from panel fitterJani Nikula2-3/+4
2016-04-29drm/i915: Enable semaphores for legacy submission on gen8Chris Wilson1-4/+0
2016-04-29drm/i915: Reload PD tables after semaphore wait on gen8Chris Wilson1-0/+10
2016-04-29drm/i915: Fix serialisation of pipecontrol write vs semaphore signalChris Wilson1-2/+1
2016-04-29drm/i915: Fix gen8 semaphores id for legacy modeChris Wilson2-3/+9
2016-04-29drm/i915: Fix ordering of sanitize ppgtt and sanitize execlistsChris Wilson5-16/+20
2016-04-29drm/i915: Apply strongly ordered RCS breadcrumb to gen8/legacyChris Wilson3-9/+38
2016-04-29drm/i915: Trim the flush for the execlists request emissionChris Wilson1-2/+5
2016-04-29drm/i915: Trim the flush for the legacy request emissionChris Wilson1-2/+7
2016-04-29drm/i915: Bump reserved size for legacy gen8 semaphore emissionChris Wilson1-4/+4
2016-04-29drm/i915: Move VLV HDMI lane reset work around logic to intel_dpio_phy.cAnder Conselvan de Oliveira3-11/+17
2016-04-29drm/i915: Unduplicate pre encoder enabling phy codeAnder Conselvan de Oliveira4-41/+33
2016-04-29drm/i915: Unduplicate VLV phy pre pll enabling codeAnder Conselvan de Oliveira4-51/+31
2016-04-29drm/i915: Unduplicate VLV signal level codeAnder Conselvan de Oliveira4-27/+37
2016-04-29drm/i915: Unduplicate CHV encoders' post pll disable codeAnder Conselvan de Oliveira4-58/+36
2016-04-29drm/i915: Unduplicate CHV pre-encoder enabling phy logicAnder Conselvan de Oliveira4-146/+98
2016-04-29drm/i915: Unduplicate CHV phy-releated pre pll enabling codeAnder Conselvan de Oliveira5-155/+89
2016-04-29drm/i915: Unduplicate chv_data_lane_soft_reset()Ander Conselvan de Oliveira4-88/+45
2016-04-29drm/i915: Unduplicate CHV signal level codeAnder Conselvan de Oliveira5-165/+136
2016-04-29drm/i915: Set crtc_state->lane_count for HDMIAnder Conselvan de Oliveira2-1/+7
2016-04-28drm/i915: Fix comments about GMBUSFREQ registerVille Syrjälä1-10/+5
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-23 22:12:38 +0300