summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/radeon/si.c
AgeCommit message (Expand)AuthorFilesLines
2014-05-01drm/radeon: use pflip irq on R600+ v2Christian König1-7/+21
2014-04-17drm/radeon/si: make sure mc ucode is loaded before checking the sizeAlex Deucher1-1/+3
2014-04-17drm/radeon: add support for newer mc ucode on SI (v2)Alex Deucher1-13/+22
2014-03-18Merge tag 'v3.14-rc7' into drm-nextDave Airlie1-1/+2
2014-03-07drm/radeon: resume old pm lateAlex Deucher1-1/+2
2014-02-18drm/radeon: drop radeon_ring_force_activityChristian König1-2/+0
2014-02-18drm/radeon: drop drivers copy of the rptrChristian König1-7/+1
2014-02-06drm/radeon: fix UVD IRQ support on SIChristian König1-0/+4
2014-01-30drm/radeon: fix DAC interrupt handling on DCE5+Alex Deucher1-1/+1
2014-01-30drm/radeon: clean up active vram sizingAlex Deucher1-1/+5
2014-01-21drm/radeon: write gfx pg bases even when gfx pg is disabledAlex Deucher1-0/+3
2014-01-20Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...Dave Airlie1-5/+7
2014-01-09drm/radeon: implement pci config reset for SI (v2)Alex Deucher1-0/+109
2013-12-25drm/radeon: remove generic rptr/wptr functions (v2)Alex Deucher1-8/+0
2013-12-25drm/radeon/pm: move pm handling into the asic specific codeAlex Deucher1-5/+14
2013-12-25drm/radeon: re-order firmware loading in preparation for dpm reworkAlex Deucher1-9/+9
2013-12-25drm/radeon/si: drop cg_update from dpm codeAlex Deucher1-2/+2
2013-12-23drm/radeon: expose render backend mask to the userspaceMarek Olšák1-0/+2
2013-12-23drm/radeon: fix render backend setup for SI and CIKMarek Olšák1-5/+5
2013-12-05drm/radeon: fixup bad vram size on SIAlex Deucher1-2/+9
2013-11-08Merge tag 'drm-intel-fixes-2013-11-07' of git://people.freedesktop.org/~danve...Dave Airlie1-0/+11
2013-11-01drm/radeon: drop CP page table updates & cleanup v2Christian König1-60/+0
2013-11-01drm/radeon: fix endian handling in rlc buffer setupAlex Deucher1-19/+20
2013-10-19drm/radeon: make missing smc ucode non-fatal (r7xx-SI)Alex Deucher1-0/+1
2013-10-10drm/radeon: improve soft reset on SIAlex Deucher1-0/+10
2013-09-11drm/radeon: fix typo in PG flagsAlex Deucher1-2/+2
2013-09-11drm/radeon/si: properly handle internal cp intsAlex Deucher1-2/+15
2013-09-02Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie1-453/+390
2013-08-31drm/radeon: fix init ordering for r600+Alex Deucher1-4/+5
2013-08-31drm/radeon: update line buffer allocation for dce6Alex Deucher1-4/+19
2013-08-31drm/radeon/si: Add support for CP DMA to CS checker for compute v2Tom Stellard1-45/+61
2013-08-31drm/radeon/si: enable DMA pg by defaultAlex Deucher1-12/+4
2013-08-31drm/radeon/si: properly set up the clearstate buffer for pg (v2)Alex Deucher1-0/+91
2013-08-31drm/radeon: fixes for gfx clockgating on SIAlex Deucher1-13/+4
2013-08-31drm/radeon/si: restructure cg code (v3)Alex Deucher1-29/+178
2013-08-31drm/radeon: use new cg/pg flags for SIAlex Deucher1-29/+30
2013-08-31drm/radeon: add audio support for DCE6/8 GPUs (v12)Alex Deucher1-0/+5
2013-08-31drm/radeon: separate DMA codeChristian König1-181/+7
2013-08-31drm/radeon: separate UVD code v3Christian König1-4/+4
2013-08-31drm/radeon: remove special handling for the DMA ringChristian König1-6/+6
2013-08-31drm/radeon: rework UVD writeback & [rw]ptr handlingChristian König1-2/+1
2013-08-31drm/radeon: restructure UVD code to handle UVD PG (v2)Alex Deucher1-1/+1
2013-08-31drm/radeon: implement clock and power gating for CIK (v3)Alex Deucher1-1/+1
2013-08-31drm/radeon: convert SI,CIK to use sumo_rlc functionsAlex Deucher1-163/+11
2013-08-31drm/radeon/cik: restructure rlc setupAlex Deucher1-1/+1
2013-08-08drm/radeon: make missing smc ucode non-fatalAlex Deucher1-3/+7
2013-08-08drm/radeon: always program the MC on startupAlex Deucher1-1/+2
2013-08-08drm/radeon: fix halting UVDChristian König1-2/+4
2013-07-30drm/radeon/si: disable cgcg and pg for nowAlex Deucher1-3/+3
2013-07-30drm/radeon: properly handle cg on asics without UVDAlex Deucher1-6/+2
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-23 11:33:03 +0300