summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/radeon/atombios_crtc.c
AgeCommit message (Expand)AuthorFilesLines
2013-11-08drm/radeon: modesetting updates for hawaiiAlex Deucher1-1/+3
2013-11-08drm/radeon/kms: unpin fb in atombios crtc disableIlija Hadzic1-0/+15
2013-11-01drm/radeon: don't share PPLLs on DCE4.1Alex Deucher1-1/+1
2013-08-31drm/radeon: disable the GRPH block when we disable the crtcAlex Deucher1-0/+6
2013-07-09drm/radeon/dpm: add helper to calculate vblank timeAlex Deucher1-0/+3
2013-06-27drm/radeon: use frac fb div on DCE8Alex Deucher1-1/+1
2013-06-27drm/radeon: Handle PPLL0 powerdown on DCE8Alex Deucher1-1/+1
2013-06-27drm/radeon: add support pll selection for DCE8 (v4)Alex Deucher1-1/+47
2013-06-27drm/radeon: update DISPCLK programming for DCE8Alex Deucher1-1/+1
2013-06-27drm/radeon/dce8: crtc_set_base updatesAlex Deucher1-5/+29
2013-05-20drm/radeon: Remove superfluous variableNiels Ole Salscheider1-6/+0
2013-04-02drm/radeon: use frac fb div on RS780/RS880Alex Deucher1-0/+3
2013-02-06drm/radeon/dce6: fix display powergatingAlex Deucher1-4/+2
2012-12-08drm/radeon/dce32+: use fractional fb dividers for high clocksAlex Deucher1-0/+2
2012-11-28radeon: fix pll/ctrc mapping on dce2 and dce3 hardwareJerome Glisse1-34/+14
2012-11-07drm/radeon/dce3: switch back to old pll allocation order for discreteAlex Deucher1-23/+31
2012-10-15drm/radeon: allocate PPLLs from low to highAlex Deucher1-4/+4
2012-09-27drm/radeon: validate PPLL in crtc fixupAlex Deucher1-2/+7
2012-09-27drm/radeon: work around KMS modeset limitations in PLL allocation (v2)Alex Deucher1-28/+38
2012-09-20drm/radeon: make non-DP PPLL sharing more robustAlex Deucher1-13/+14
2012-09-20drm/radeon: store the encoder in the radeon_crtcAlex Deucher1-208/+165
2012-09-20drm/radeon: rework crtc pll setup to better support PPLL sharingAlex Deucher1-91/+130
2012-09-20drm/radeon: allow PPLL sharing on non-DP displaysAlex Deucher1-6/+65
2012-09-20drm/radeon/dce3: use a single PPLL for all DP displaysAlex Deucher1-0/+24
2012-09-20drm/radeon: rework pll selection (v4)Alex Deucher1-34/+129
2012-09-20drm/radeon/atom: fix typo in SetPixelClock handlingAlex Deucher1-1/+4
2012-09-18Revert "drm/radeon: rework pll selection (v3)"Alex Deucher1-129/+34
2012-09-14drm/radeon: rework pll selection (v3)Alex Deucher1-34/+129
2012-08-29drm/radeon/atom: powergating fixes for DCE6Alex Deucher1-20/+2
2012-08-29drm/radeon: don't disable plls that are in use by other crtcsAlex Deucher1-0/+14
2012-08-22drm/radeon/ss: use num_crtc rather than hardcoded 6Alex Deucher1-1/+1
2012-08-20drm/radeon: avoid turning off spread spectrum for used pllJerome Glisse1-4/+21
2012-08-13drm/radeon: fix ordering in pll picking on dce4+Alex Deucher1-4/+4
2012-08-13drm/radeon: properly handle crtc powergatingAlex Deucher1-2/+12
2012-07-20drm: Make the .mode_fixup() operations mode argument a const pointerLaurent Pinchart1-1/+1
2012-07-18drm/radeon: fix SS setup for DCPLLAlex Deucher1-12/+4
2012-07-18drm/radeon: fix up pll selection on DCE5/6Alex Deucher1-1/+5
2012-06-20drm/radeon: SI tiling fixes for displayAlex Deucher1-1/+9
2012-05-07Merge tag 'v3.4-rc6' into drm-intel-nextDaniel Vetter1-2/+5
2012-04-28drm/radeon/kms: need to set up ss on DP bridges as wellAlex Deucher1-2/+2
2012-04-27drm/radeon/kms: use frac fb div on APUsAlex Deucher1-0/+3
2012-04-24drm/radeon/kms: improve bpc handling (v2)Alex Deucher1-5/+2
2012-03-26drm/radeon/kms/atom: force bpc to 8 for nowAlex Deucher1-3/+5
2012-03-21drm/radeon/kms/DCE6.1: ss is not supported on the internal ppllsAlex Deucher1-1/+1
2012-03-21drm/radeon/kms: disable PPLL0 on DCE6.1 when not in useAlex Deucher1-0/+8
2012-03-21drm/radeon/kms: Adjust pll picker for DCE6.1Alex Deucher1-1/+30
2012-03-21drm/radeon/kms: DCE6.1 disp eng pll updatesAlex Deucher1-1/+3
2012-03-21drm/radeon/kms: DCE6 disp eng pll updatesAlex Deucher1-5/+10
2012-03-21drm/radeon/kms/atom: add support for crtc power gatingAlex Deucher1-0/+38
2012-03-21drm/radeon/kms/atom: DCE6 no longer has crtcmemreq bitsAlex Deucher1-2/+2
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-01 04:06:53 +0300