summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/nouveau
AgeCommit message (Expand)AuthorFilesLines
2013-07-10drm/nouveau: do not allow negative sizes for nowMaarten Lankhorst1-0/+6
2013-07-10drm/nouveau: add falcon interrupt handlerMaarten Lankhorst7-0/+26
2013-07-10drm/nouveau: use dedicated channel for async moves on GT/GF chipsets.Ben Skeggs2-3/+15
2013-07-10drm/nouveau: bump fence timeout to 15 secondsMaarten Lankhorst1-1/+1
2013-07-10drm/nouveau: do not unpin in nouveau_gem_object_delMaarten Lankhorst2-8/+5
2013-07-10drm/nv50/kms: fix pin refcnt leaksBen Skeggs1-11/+35
2013-07-10drm/nouveau: fix some error-path leaks in fbcon handling codeMaarten Lankhorst2-6/+11
2013-07-10drm/nouveau: fix locking issues in page flipping pathsBen Skeggs3-36/+22
2013-07-08Merge remote-tracking branch 'airlied/drm-next' into drm-nouveau-nextBen Skeggs9-92/+109
2013-07-08drm/nvc0/gr: fix gpc firmware regressionMaarten Lankhorst2-20/+23
2013-07-08drm/nouveau: fix minor thinko causing bo moves to not be async on keplerBen Skeggs2-1/+3
2013-07-05drm/nva3/disp: Fix HDMI audio regressionIlia Mirkin1-0/+4
2013-07-05drm/nv50-/disp: Use output specific mask in interruptEmil Velikov1-1/+5
2013-07-05drm/nouveau: use vmalloc for pgt allocationMarcin Slusarz1-3/+3
2013-07-05drm/nvc0-/gr: remove some more of the hardcoded register writesBen Skeggs3-28/+6
2013-07-05drm/nvc0-/gr: factor out yet more unknown magic into versioned functionsBen Skeggs9-14/+42
2013-07-05drm/nvd7/devinit: use fermi class, not teslaBen Skeggs1-1/+1
2013-07-05drm/nvf0-/gr: ctxsw scratch reg count got bumped to 16Ben Skeggs12-3034/+3303
2013-07-05drm/nvc0-/gr: remove hardcoding of UNK count/mask in GPCCS ucodeBen Skeggs4-95/+129
2013-07-05drm/nvf0/gr: build cs ucode for GK110Ben Skeggs6-0/+1431
2013-07-05drm/nvc0-/gr: extend one of the magic calculations for >4 GPCsBen Skeggs1-6/+11
2013-07-05drm/nvf0/gr: fix ddx shaders locking up on meBen Skeggs3-3/+54
2013-07-05drm/nvc0/devinit: minor typoBen Skeggs1-1/+1
2013-07-05drm/nvf0/gr: enable support, if external cs ucode is availableBen Skeggs2-1/+6
2013-07-05drm/nvf0/gr: magic sequence that makes PGRAPH come out of hidingBen Skeggs2-4/+48
2013-07-05drm/nvf0/ce: enable supportBen Skeggs1-1/+1
2013-07-05drm/nvf0/fifo: enable supportBen Skeggs2-2/+4
2013-07-05drm/nvd7/gr: initial supportMaarten Lankhorst22-20/+1930
2013-07-05drm/nvc0-/gr: generate cs register lists from grctx dataBen Skeggs11-2073/+1152
2013-07-05drm/nvc0-/gr: tpc regs a subset of gpc, add separate list for gpc/unk regsBen Skeggs8-34/+52
2013-07-05drm/nve0-/gr: some new gpc registers can have multiple copiesBen Skeggs4-180/+227
2013-07-05drm/nvc0-/gr: pull out a group of separately context-switched gpc regsBen Skeggs6-96/+68
2013-07-05drm/nvc0-/gr: make register lists from initvals functionsBen Skeggs21-8423/+6124
2013-07-01Merge branch 'drm-nouveau-next' of git://anongit.freedesktop.org/git/nouveau/...Dave Airlie138-5449/+7058
2013-07-01drm/nvd0-/disp: handle case where display engine is missing/disabledMaarten Lankhorst6-7/+17
2013-07-01drm/gr/nvc0-: merge nvc0/nve0 ucode, and use cpp instead of m4Ben Skeggs14-2587/+1270
2013-07-01drm/nouveau/bsp/nv84: initial vp2 engine implementationIlia Mirkin3-14/+16
2013-07-01drm/nouveau/vp/nv84: initial vp2 engine implementationIlia Mirkin4-14/+17
2013-07-01drm/nouveau/core: xtensa engine base class implementationIlia Mirkin3-0/+209
2013-07-01drm/nouveau/vdec: fork vp3 implementations from vp2Ilia Mirkin6-14/+204
2013-07-01drm/nouveau/core: move falcon class to engine/Ben Skeggs11-24/+21
2013-07-01drm/nouveau/kms: don't fail if there's no dcb table entriesBen Skeggs2-7/+9
2013-07-01drm/nouveau: remove limit on gartMaarten Lankhorst1-5/+0
2013-07-01drm/nouveau/vm: perform a bar flush when flushing vmMaarten Lankhorst2-0/+8
2013-07-01drm/nvc0/gr: cleanup register lists, and add nvce/nvcf to switchesBen Skeggs6-600/+344
2013-07-01drm/nvc8/gr: update initial register/context valuesBen Skeggs6-10/+74
2013-07-01drm/nvc4/gr: update initial register/context valuesBen Skeggs6-9/+62
2013-07-01drm/nvc1/gr: update initial register/context valuesBen Skeggs6-35/+80
2013-07-01drm/nvc3/gr: update initial register/context valuesBen Skeggs6-12/+112
2013-07-01drm/nvc0/gr: update initial register/context valuesBen Skeggs6-544/+1042
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-18 20:15:49 +0300