summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/nouveau/Makefile
AgeCommit message (Expand)AuthorFilesLines
2014-06-18drm/gf117/i2c: no aux channels on this chipsetBen Skeggs1-0/+1
2014-06-11drm/nouveau/disp/dp: create subclass for dp outputsBen Skeggs1-0/+1
2014-06-11drm/nouveau/disp: add internal representaion of output paths and connectorsBen Skeggs1-0/+2
2014-06-11drm/nouveau/i2c: introduce locking at a per-port levelBen Skeggs1-0/+3
2014-06-11drm/gk104/i2c: add aux channel interrupt driverBen Skeggs1-0/+1
2014-06-11drm/nouveau/gpio: split g92 class from nv50Ben Skeggs1-0/+1
2014-06-10drm/nouveau/graph: add GK20A supportAlexandre Courbot1-0/+2
2014-06-10drm/nouveau/fifo: add GK20A supportAlexandre Courbot1-0/+1
2014-06-10drm/nouveau/fb: add GK20A supportAlexandre Courbot1-0/+2
2014-06-10drm/nouveau/ibus: add GK20A supportAlexandre Courbot1-0/+1
2014-03-26drm/gm107/gr: initial supportBen Skeggs1-0/+2
2014-03-26drm/nouveau/bios: parsing of some random table needed to bring up grBen Skeggs1-0/+1
2014-03-26drm/gf104/gr: rename gf104 (nvc4), it came before gf106 (nvc3)Ben Skeggs1-2/+2
2014-03-26drm/gm100/device: recognise GM107Ben Skeggs1-0/+1
2014-03-26drm/gm107/disp: initial implementationBen Skeggs1-0/+1
2014-03-26drm/gm107/ltcg: initial implementationBen Skeggs1-1/+2
2014-03-26drm/gm107/fb: initial implementationBen Skeggs1-0/+2
2014-03-26drm/gk20a/timer: initial implementationBen Skeggs1-0/+1
2014-03-26drm/gm107/devinit: initial implementationBen Skeggs1-0/+1
2014-02-18drm/nv4c/mc: nv4x igp's have a different msi rearm registerIlia Mirkin1-0/+1
2014-01-23drm/nv50-/devinit: prevent use of engines marked as disabled by hw/vbiosIlia Mirkin1-0/+3
2014-01-23drm/nouveau/bios: make common code to handle ramcfg strap etcBen Skeggs1-0/+1
2014-01-23drm/nv108/gr: initial support (need external fuc)Ben Skeggs1-0/+2
2014-01-23drm/nv108/fifo: initial supportBen Skeggs1-0/+1
2013-12-03drm/nouveau/clk: Add support for NVAA/NVACRoy Spliet1-0/+1
2013-11-08drm/nouveau/fb: implement various bits of work towards memory reclockingBen Skeggs1-0/+4
2013-11-08drm/nouveau: implement a simple sysfs interface to new pm codeBen Skeggs1-1/+1
2013-11-08drm/nouveau/device: initial control object class, with pstate control methodsBen Skeggs1-0/+1
2013-11-08drm/nouveau/clk: implement power state and engine clock control in coreBen Skeggs1-0/+4
2013-11-08drm/nouveau/volt: implement voltage control in coreBen Skeggs1-0/+3
2013-11-08drm/nouveau/bios: parsing for various tables required for power managementBen Skeggs1-0/+6
2013-11-08drm/nouveau/perfmon: initial infrastructure to expose performance countersBen Skeggs1-0/+9
2013-11-08drm/nouveau/bus: add interfaces/helpers for sequencerBen Skeggs1-0/+1
2013-11-08drm/nouveau/pwr: initial implementationBen Skeggs1-0/+6
2013-11-08drm/nouveau/drm/pm: remove everything except the hwmon interfaces to THERMBen Skeggs1-3/+1
2013-11-08drm/nv50-nvaf/fb: split fbram oclass in preparation for reclockingBen Skeggs1-0/+2
2013-11-08drm/nv50-nvaf/fb: split the class definitions up a bitBen Skeggs1-0/+4
2013-11-08drm/nv50-nv86,nv92/mc: rearm msi via pci config space, rather than mmio mirrorBen Skeggs1-0/+1
2013-11-08drm/nvc0,nvc4/mc: handle 0xc0's "special" msi rearmBen Skeggs1-0/+2
2013-11-08drm/nv44/mpeg: create a copy of the nv31/nv40 implsIlia Mirkin1-0/+1
2013-07-05drm/nvd7/gr: initial supportMaarten Lankhorst1-0/+2
2013-07-05drm/nvc0-/gr: make register lists from initvals functionsBen Skeggs1-2/+12
2013-07-01drm/nouveau/core: xtensa engine base class implementationIlia Mirkin1-0/+1
2013-07-01drm/nouveau/vdec: fork vp3 implementations from vp2Ilia Mirkin1-0/+2
2013-07-01drm/nouveau/core: move falcon class to engine/Ben Skeggs1-1/+1
2013-07-01drm/nouveau/fb: initialise vram controller as pfb sub-objectBen Skeggs1-0/+11
2013-07-01drm/nouveau/devinit: move simple pll setting routines to devinitBen Skeggs1-0/+2
2013-05-02drm/nvf0/disp: expose display class 2.2Ben Skeggs1-0/+1
2013-04-26drm/nouveau/device: convert to engine, rather than subdevBen Skeggs1-9/+9
2013-04-26drm/nouveau/mc: handle irq-related setup ourselvesBen Skeggs1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-05 19:58:04 +0300