summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_runtime_pm.c
AgeCommit message (Expand)AuthorFilesLines
2017-06-15drm/i915: Add i830 "pipes power well"Ville Syrjälä1-0/+64
2017-06-12drm/i915/cnl: Implement CNL display init/unit sequenceVille Syrjälä1-2/+111
2017-06-07drm/i915/cnl: Also need power well sanitize.Rodrigo Vivi1-2/+1
2017-06-07drm/i915/cnl: Add power wells for CNLVille Syrjälä1-4/+132
2017-03-28drm/i915: WARN if the core runtime PM get helpers failImre Deak1-3/+9
2017-02-27drm/i915: Only enable DDI IO power domains after enabling DPLLAnder Conselvan de Oliveira1-29/+39
2017-02-27drm/i915/glk: Don't enable DDI IO power domains during initAnder Conselvan de Oliveira1-6/+3
2017-02-20drm/i915: Add power well SW/HW state verificationImre Deak1-1/+84
2017-02-20drm/i915: Preserve the state of power wells not explicitly enabledImre Deak1-6/+12
2017-02-20drm/i915/gen9: Fix clearing of the BIOS power well request registerImre Deak1-1/+6
2017-02-20drm/i915: Call the sync_hw hook for power wells without a domainImre Deak1-24/+4
2017-02-20drm/i915: Remove redundant toggling from the power well sync_hw hooksImre Deak1-42/+10
2017-02-10drm/i915: Make power domain masks 64 bit longAnder Conselvan de Oliveira1-189/+189
2017-02-08drm/i915: Start moving the cdclk stuff into a distinct state structureVille Syrjälä1-1/+4
2017-02-08drm/i915: s/get_display_clock_speed/get_cdclk/Ville Syrjälä1-2/+1
2017-02-08drm/i915: Avoid BIT(max) - 1 and use GENMASK(max - 1, 0)Joonas Lahtinen1-1/+1
2017-01-24drm/i915: Introduce IS_GEN9_BC for Skylake and Kabylake.Rodrigo Vivi1-5/+5
2016-12-05drm/i915/dsi: Do not clear DPOUNIT_CLOCK_GATE_DISABLE from vlv_init_display_c...Hans de Goede1-1/+12
2016-12-02drm/i915/glk: Implement core display init/uninit sequence for geminilakeAnder Conselvan de Oliveira1-2/+2
2016-12-02drm/i915/glk: Implement Geminilake DDI init sequenceAnder Conselvan de Oliveira1-0/+39
2016-12-02drm/i915/glk: Add power wells for GeminilakeAnder Conselvan de Oliveira1-3/+111
2016-12-02drm/i915/glk: Reuse broxton code for geminilakeAnder Conselvan de Oliveira1-3/+3
2016-11-17drm/i915: Fix for_each_pipe argument in vlv_display_power_well_initTvrtko Ursulin1-1/+1
2016-11-17drm/i915: dev_priv cleanup in i915_suspend.cTvrtko Ursulin1-1/+1
2016-11-01drm/i915: Pass dev_priv to .get_display_clock_speed()Ville Syrjälä1-1/+1
2016-10-29drm/i915/vlv: Prevent enabling hpd polling in late suspendLyude1-1/+3
2016-10-28drm/i915: Add location of the Rcomp resistor to bxt_ddi_phy_infoAnder Conselvan de Oliveira1-15/+0
2016-10-28drm/i915: Explicitly map broxton DPIO power wells to physAnder Conselvan de Oliveira1-15/+7
2016-10-28drm/i915: Rename struct i915_power_well field data to idAnder Conselvan de Oliveira1-56/+56
2016-10-24drm/i915: Remove RPM sequence checkingChris Wilson1-2/+1
2016-10-14drm/i915: Make IS_VALLEYVIEW only take dev_privTvrtko Ursulin1-2/+1
2016-10-14drm/i915: Make IS_CHERRYVIEW only take dev_privTvrtko Ursulin1-1/+1
2016-10-14drm/i915: Make IS_BROXTON only take dev_privTvrtko Ursulin1-1/+1
2016-10-14drm/i915: Make IS_KABYLAKE only take dev_privTvrtko Ursulin1-1/+1
2016-10-14drm/i915: Make IS_BROADWELL only take dev_privTvrtko Ursulin1-2/+1
2016-10-14drm/i915: Make HAS_RUNTIME_PM only take dev_privTvrtko Ursulin1-2/+1
2016-08-22drm/i915: pdev cleanupDavid Weinehall1-14/+16
2016-08-22drm/i915: consistent struct device namingDavid Weinehall1-19/+18
2016-08-16drm/i915: Silence GCC warning for cmn_a_wellChris Wilson1-2/+2
2016-08-10drm/i915: Apply the PPS register unlock workaround more consistentlyImre Deak1-0/+4
2016-07-14drm/i915: Enable polling when we don't have hpdLyude1-0/+2
2016-07-14drm/i915/vlv: Reset the ADPA in vlv_display_power_well_init()Lyude1-0/+7
2016-07-05drm/i915: Convert dev_priv->dev backpointers to dev_priv->drmChris Wilson1-13/+13
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-1/+5
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-5/+8
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-4/+10
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-2/+5
2016-06-30drm/i915: Convert wait_for(I915_READ(reg)) to intel_wait_for_register()Chris Wilson1-2/+5
2016-06-22drm/i915/bxt: Fix PPS lost state after suspend breaking eDP link trainingImre Deak1-1/+2
2016-06-13drm/i915/bxt: Rename broxton to bxt in PHY/CDCLK function prefixesImre Deak1-2/+2
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-06 05:56:54 +0300