summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)AuthorFilesLines
2010-04-23drm/i915: use PIPE_CONTROL instruction on Ironlake and Sandy BridgeJesse Barnes1-0/+11
2010-04-19drm/i915: fix tiling limits for i915 class hw v2Daniel Vetter1-1/+1
2010-03-19drm/i915: Set up the documented clock gating on Sandybridge and Ironlake.Eric Anholt1-0/+8
2010-03-17drm/i915: Enable VS timer dispatch.Eric Anholt1-0/+4
2010-03-17drm/i915: Rename FBC_C3_IDLE to FBC_CTL_C3_IDLE to match other registersPriit Laes1-1/+1
2010-02-27drm/i915, agp/intel: Fix stolen memory size on SandybridgeZhenyu Wang1-0/+19
2010-02-27drm/i915: Fix sandybridge status page setup.Eric Anholt1-0/+1
2010-02-27drm/i915: Set up fence registers on sandybridge.Eric Anholt1-0/+3
2010-02-22drm/i915: Record batch buffer following GPU errorChris Wilson1-0/+1
2010-02-22drm/i915: Deobfuscate the render p-state obfuscationMatthew Garrett1-1/+1
2010-02-22drm/i915: add dynamic performance control support for IronlakeJesse Barnes1-3/+138
2010-02-22drm/i915: enable memory self refresh on 9xxLi Peng1-1/+4
2010-02-11drm/i915: handle FBC and self-refresh betterJesse Barnes1-0/+1
2010-01-16drm/i915: Fix the incorrect cursor A bit definition in DSPFW2 registerZhao Yakui1-1/+1
2010-01-06drm/i915: Enable/disable the dithering for LVDS based on VBT settingZhao Yakui1-0/+4
2009-12-17drm/i915: only enable hotplug for detected outputsJesse Barnes1-7/+0
2009-12-08drm/i915: Fix product names and #definesAdam Jackson1-20/+20
2009-12-01drm/i915: Fix DDC on some systems by clearing BIOS GMBUS setup.Eric Anholt1-0/+14
2009-12-01drm/i915: disable the interrupt hotplug for integrated TV outputAdam Jackson1-1/+0
2009-12-01drm/i915: Add intel implementation of the pageflip ioctlKristian Høgsberg1-0/+2
2009-11-30drm/i915: remove Pineview EOS protection supportShaohua Li1-2/+0
2009-11-06drm/i915: Add display hotplug event on IronlakeZhenyu Wang1-0/+1
2009-11-06drm/i915: Support 30 bit depth modesKristian Høgsberg1-0/+1
2009-11-06drm/i915: implement drmmode overlay support v4Daniel Vetter1-0/+5
2009-11-06drm/i915: add render standby supportJesse Barnes1-1/+4
2009-10-23drm/i915: add FIFO watermark support for G4xJesse Barnes1-0/+12
2009-10-19drm/i915: fix panel fitting filter coefficient select for IronlakeZhenyu Wang1-0/+5
2009-10-19drm/i915: fix to setup display reference clock control on IronlakeZhenyu Wang1-2/+2
2009-10-15drm/i915: save/restore BLC histogram control reg across suspend/resumeJesse Barnes1-0/+2
2009-10-13drm/i915: Fix FDI M/N setting according with correct color depthZhenyu Wang1-0/+5
2009-10-13drm/i915: Set the LVDS_BORDER when using LVDS scaling modeZhao Yakui1-0/+2
2009-09-24Merge branch 'drm-intel-next' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-0/+34
2009-09-22drm/i915: framebuffer compression for GM45+Jesse Barnes1-0/+27
2009-09-21drm/vgaarb: add VGA arbitration support to the drm and kms.Dave Airlie1-0/+1
2009-09-18drm/i915: Implement GPU reset on i965Ben Gamari1-0/+4
2009-09-18drm/i915: Fix LVDS panel fitting on ArrandaleZhenyu Wang1-0/+2
2009-09-11drm/i915: framebuffer compression for pre-GM45Jesse Barnes1-0/+1
2009-09-05drm/i915: fix tiling on IGDNGZhenyu Wang1-0/+4
2009-09-05drm/i915: add dynamic clock frequency controlJesse Barnes1-4/+133
2009-09-05drm/i915: Support IGD EOSShaohua Li1-0/+2
2009-07-30drm/i915: Add eDP support on IGDNG mobile chipZhenyu Wang1-0/+16
2009-07-30drm/i915: enable DisplayPort support on IGDNGZhenyu Wang1-0/+25
2009-07-30drm/i915: fix issue in display pipe setup on IGDNGZhenyu Wang1-0/+2
2009-07-15drm/i915: FIFO watermark calculation fixesJesse Barnes1-1/+1
2009-07-01drm/i915: add FIFO watermark supportShaohua Li1-4/+42
2009-07-01drm/i915: enable error detection & state collectionJesse Barnes1-0/+14
2009-06-23drm/i915: Add support for changing LVDS panel fitting using an output property.Zhao Yakui1-0/+16
2009-06-19drm/i915: Add CLKCFG register definitionKeith Packard1-0/+13
2009-06-05drm/i915: Add Display Port register definesKeith Packard1-0/+163
2009-06-05drm/i915: Set correct TV detection voltage level override valuesMa Ling1-3/+3
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-21 04:49:30 +0300