summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_psr.c
AgeCommit message (Expand)AuthorFilesLines
2021-11-11drm/i915/psr: Fix PSR2 handling of multiplanar formatJosé Roberto de Souza1-4/+8
2021-10-29Revert "drm/i915/display/psr: Do full fetch when handling multi-planar formats"Jouni Högander1-4/+0
2021-10-29drm/i915/display: Add initial selective fetch support for biplanar formatsJouni Högander1-3/+27
2021-10-28drm/i915/adlp: Extend PSR2 support in transcoder BJosé Roberto de Souza1-1/+3
2021-10-27drm/i915/psr: Disable PSR before modesets turn off all planesVille Syrjälä1-16/+9
2021-10-26drm/i915/display: Wait PSR2 get out of deep sleep to update pipeJosé Roberto de Souza1-22/+30
2021-10-21drm/i915: Move function prototypes to the correct headerVille Syrjälä1-1/+1
2021-10-20drm/i915/display: Add warn_on in intel_psr_pause()José Roberto de Souza1-0/+4
2021-10-01drm/i915/display/adlp: Allow PSR2 to be enabledJosé Roberto de Souza1-6/+2
2021-10-01drm/i915/display/adlp: Optimize PSR2 power-savings in corner casesJosé Roberto de Souza1-8/+3
2021-10-01drm/i915/display: Fix glitches when moving cursor with PSR2 selective fetch e...José Roberto de Souza1-44/+15
2021-10-01drm/i915/display: Handle frontbuffer rendering when PSR2 selective fetch is e...José Roberto de Souza1-0/+16
2021-10-01drm/i915/display/psr: Do full fetch when handling multi-planar formatsGwan-gyeong Mun1-0/+4
2021-10-01drm/i915/display/psr: Handle plane and pipe restrictions at every page flipJosé Roberto de Souza1-19/+46
2021-09-30drm/i915: Enable TPS3/4 on all platforms that support themVille Syrjälä1-1/+1
2021-09-23drm/i915/display: Only keep PSR enabled if there is active planesJosé Roberto de Souza1-61/+79
2021-09-23drm/i915/display: Match PSR2 selective fetch sequences with specificationJosé Roberto de Souza1-9/+24
2021-09-17drm/i915/display/adlp: Add new PSR2 workaroundsJosé Roberto de Souza1-1/+26
2021-09-17drm/i915/display/psr: Use drm damage helpers to calculate plane damaged areaJosé Roberto de Souza1-24/+13
2021-09-17drm/i915/display: Workaround cursor left overs with PSR2 selective fetch enabledJosé Roberto de Souza1-0/+25
2021-09-17drm/i915/display: Wait at least 2 frames before selective updateJosé Roberto de Souza1-1/+1
2021-09-17drm/i915/display/adlp: Fix PSR2_MAN_TRK_CTL_SU_REGION_END_ADDR calculationJosé Roberto de Souza1-1/+1
2021-08-30drm/i915/display: Drop PSR support from HSW and BDWJosé Roberto de Souza1-84/+13
2021-08-16drm/i915/display: Fix sel fetch plane offset calculationJosé Roberto de Souza1-6/+2
2021-07-29drm/i915/dg2: Update lane disable power state during PSRGwan-gyeong Mun1-0/+7
2021-07-27drm/i915/display/psr2: Mark as updated all planes that intersect with pipe_clipJosé Roberto de Souza1-0/+1
2021-07-23drm/i915/dg2: Add DG2 to the PSR2 defeature listJosé Roberto de Souza1-1/+2
2021-07-21drm/i915: Make display workaround upper bounds exclusiveMatt Roper1-9/+9
2021-07-21drm/i915/rkl: Wa_1408330847 no longer applies to RKLMatt Roper1-6/+4
2021-07-21drm/i915/display/adl_p: Implement PSR changesJosé Roberto de Souza1-11/+32
2021-07-15Merge branch 'topic/revid_steppings' into drm-intel-nextMatt Roper1-2/+2
2021-07-15drm/i915/rkl: Use revid->stepping tablesMatt Roper1-2/+2
2021-07-13drm/i915/display: Settle on "adl-x" in WA commentsJosé Roberto de Souza1-5/+5
2021-06-25drm/i915/display/adl_p: Implement Wa_16011303918José Roberto de Souza1-0/+12
2021-06-25drm/i915/xelpd: Handle PSR2 SDP indication in the prior scanlineJosé Roberto de Souza1-0/+37
2021-06-25drm/i915/display/adl_p: Implement Wa_16011168373José Roberto de Souza1-0/+15
2021-06-25drm/i915/display/adl_p: Implement Wa_22012278275José Roberto de Souza1-1/+28
2021-06-25drm/i915/display/psr: Handle SU Y granularityJosé Roberto de Souza1-33/+77
2021-06-08drm/i915/display: Introduce new intel_psr_pause/resume functionGwan-gyeong Mun1-11/+83
2021-05-26drm/i915/display: Remove a redundant function argument from intel_psr_enable_...Gwan-gyeong Mun1-4/+3
2021-05-25drm/i915/display/adl_p: Disable PSR2José Roberto de Souza1-0/+9
2021-05-25drm/i915/display/adl_p: Allow DC3CO in pipe and port BJosé Roberto de Souza1-4/+16
2021-05-20drm/i915/display: Add PSR interrupt error check functionGwan-gyeong Mun1-18/+29
2021-05-20drm/i915/display: Replace dc3co_enabled with dc3co_exitline on intel_psr structGwan-gyeong Mun1-5/+5
2021-05-20drm/i915/dmc: s/intel_csr/intel_dmcAnusha Srivatsa1-1/+1
2021-05-11drm/i915/display: Fill PSR state during hardware configuration read outJosé Roberto de Souza1-0/+45
2021-05-06drm/i915/display: Disable PSR2 sel fetch in TGL pre-productionJosé Roberto de Souza1-0/+7
2021-05-05drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä1-0/+1
2021-04-27drm/i915/display: Disable PSR2 if TGL Display stepping is B1 from A0Gwan-gyeong Mun1-0/+7
2021-04-23drm/i915/display/xelpd: Do not program EDP_Y_COORDINATE_ENABLEJosé Roberto de Souza1-1/+1
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-15 15:09:05 +0300