summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/gma500/psb_device.c
AgeCommit message (Expand)AuthorFilesLines
2019-06-19Merge v5.2-rc5 into drm-nextDaniel Vetter1-13/+1
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 335Thomas Gleixner1-13/+1
2019-05-22drm/gma500: drop drmp.h include from all .c filesSam Ravnborg1-5/+5
2019-05-22drm/gma500: remove empty gma_drm.h header fileSam Ravnborg1-1/+1
2015-12-08drm/gma500: Move to private save/restore hooksDaniel Vetter1-10/+12
2014-03-17drm/gma500: Unify _get_core_freq for cdv and psbPatrik Jakobsson1-40/+2
2013-11-08drm/gma500: Add chip specific sdvo masksPatrik Jakobsson1-0/+1
2013-07-24drm/gma500/psb: Make use of generic clock codePatrik Jakobsson1-1/+2
2013-01-21drm/gma500: use drm_modeset_lock_allDaniel Vetter1-4/+4
2012-10-04Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-0/+1
2012-10-02UAPI: (Scripted) Convert #include "..." to #include <path/...> in drivers/gpu/David Howells1-1/+1
2012-08-24gma500: Fix frequency detectionAlan Cox1-0/+1
2012-07-16gma500: Fix lid related crashAlan Cox1-8/+4
2012-05-22gma500: Fix Poulsbo suspend/resume crash on devices with SDVO portsAlan Cox1-2/+4
2012-05-22gma500: handle poulsbo cursor restrictionPatrik Jakobsson1-0/+1
2012-05-17gma500: fix build warningDave Airlie1-1/+1
2012-05-17gma500: Fix crash on D2700MUD and various other boardsAlan Cox1-0/+10
2012-05-11gma500: introduce some register mapsAlan Cox1-0/+54
2012-05-07gma500: opregion and ACPIAlan Cox1-1/+1
2012-04-27cdv: continue synching up with updated reference codeAlan Cox1-0/+2
2012-03-10gma500: rework register stuff sanelyAlan Cox1-2/+2
2012-03-10gma500: now move the Oaktrail save state into its own structureAlan Cox1-16/+18
2011-12-20gma500: Add support for Intel GMBUSPatrik Jakobsson1-0/+7
2011-12-06gma500: kill bogus codeAlan Cox1-32/+0
2011-12-06gma500: Move the APIAlan Cox1-1/+1
2011-11-16gma500: Add Poulsbo supportAlan Cox1-0/+353
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-01 02:32:27 +0300