summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/vi.c
AgeCommit message (Expand)AuthorFilesLines
2016-06-13amdgpu: fix asic initialization for virtualized environments (v2)Andres Rodriguez1-0/+15
2016-05-11drm/amd/amdgpu: Add name field to amd_ip_funcs (v2)Tom St Denis1-0/+1
2016-05-11drm/amdgpu: fetch cu_info once at initAlex Deucher1-1/+0
2016-05-11drm/amd/amdgpu: Enable CG for UVD6 on CarrizoTom St Denis1-1/+2
2016-05-05drm/amd/amdgpu: Drop print_status callbacks.Tom St Denis1-6/+0
2016-05-05drm/amdgpu: add polaris10/11 smc fw declarationFlora Cui1-0/+5
2016-05-05drm/amdgpu: change ELM/BAF to Polaris10/Polaris11Flora Cui1-11/+11
2016-05-05drm/amdgpu: update the core VI support for ELM/BAFFlora Cui1-0/+87
2016-05-05drm/amdgpu: enable sdma clockgating on STAlex Deucher1-1/+3
2016-05-05drm/amdgpu: enable sdma clockgating on CZAlex Deucher1-1/+3
2016-05-05drm/amdgpu: enable gmc clockgating for STAlex Deucher1-1/+4
2016-05-05drm/amdgpu: enable gmc clockgating for CZAlex Deucher1-1/+4
2016-05-05drm/amdgpu/vi: rename fiji cg functionsAlex Deucher1-12/+21
2016-05-05drm/amdgpu: enable gfx clockgating for ST (v2)Alex Deucher1-1/+3
2016-05-05drm/amdgpu: enable gfx clockgating for CZAlex Deucher1-1/+9
2016-05-05drm/amdgpu/gmc: add proper CG flags for fijiAlex Deucher1-1/+3
2016-05-05drm/amdgpu/common: add proper CG flags for fijiAlex Deucher1-9/+13
2016-05-05drm/amdgpu/sdma: add proper CG flags for fijiAlex Deucher1-1/+3
2016-05-05drm/amdgpu/gfx: add proper CG flags for fijiAlex Deucher1-1/+8
2016-05-02drm/amd/amdgpu: Enable clockgating in UVD6 for StoneyTom St Denis1-1/+5
2016-05-02drm/amd/amdgpu: Enable clockgating for UVD5 on TongaTom St Denis1-1/+1
2016-05-02drm/amdgpu: mark amdgpu_allowed_register_entry tables as 'const'Nils Wallménius1-5/+5
2016-03-17Merge branch 'drm-next-4.6' of git://people.freedesktop.org/~agd5f/linux into...Dave Airlie1-4/+0
2016-03-14Merge drm-fixes into drm-next.Dave Airlie1-2/+1
2016-03-08drm/amdgpu: delete set-but-not-read member has_uvd from amdgpu_deviceNils Wallménius1-4/+0
2016-02-10drm/amd: add ACP driver supportMaruthi Bayyavarapu1-0/+12
2016-02-10drm/amdgpu: clean up asic level reset for VIAlex Deucher1-381/+4
2016-02-08drm/amdgpu: clean up vce pg flags for cz/stAlex Deucher1-2/+1
2016-02-03drm/amdgpu: disable uvd and vce clockgating on FijiAlex Deucher1-2/+1
2016-02-03drm/amdgpu: iceland use CI based MC IPKen Wang1-3/+4
2015-12-22drm/amd/amdgpu: enable uvd&vce clock gating for Fiji.Eric Huang1-1/+2
2015-12-22drm/amd/powerplay: add parts of system clock gating support for Fiji. (v2)Eric Huang1-0/+86
2015-12-22drm/amdgpu: store pcie gen mask and link widthAlex Deucher1-8/+5
2015-12-22drm/amd/amdgpu: enable powerplay and smc firmware loading for Fiji.Eric Huang1-1/+1
2015-12-22drm/amd/powerplay: add basic powerplay frameworkAlex Deucher1-3/+4
2015-12-11drm/amdgpu: update rev id register for VIFlora Cui1-6/+3
2015-12-02drm/amdgpu: add read_bios_from_rom callback for VI partsAlex Deucher1-0/+33
2015-11-05Merge branch 'drm-next-4.4' of git://people.freedesktop.org/~agd5f/linux into...Dave Airlie1-6/+8
2015-11-03drm/amdgpu: update Fiji's rev idFlora Cui1-0/+5
2015-11-03drm/amdgpu: extract common code in vi_common_early_initFlora Cui1-6/+3
2015-10-30Merge branch 'drm-next-4.4' of git://people.freedesktop.org/~agd5f/linux into...Dave Airlie1-5/+31
2015-10-21drm/amdgpu: update the core VI support for StoneySamuel Li1-5/+31
2015-10-06drm/amdgpu: check before checking pci bridge registersAlex Deucher1-0/+3
2015-09-24drm/amdgpu: Disable UVD PGLeo Liu1-1/+2
2015-08-17drm/amdgpu: add support for VCE 3.x on FijiAlex Deucher1-0/+7
2015-08-17drm/amdgpu: Add Fiji support to the UVD 6.0 IP moduleDavid Zhang1-0/+7
2015-08-17drm/amdgpu: Add Fiji support to the SDMA 3.0 IP moduleDavid Zhang1-0/+7
2015-08-17drm/amdgpu: Add Fiji support to the GFX 8.0 IP module (v2)David Zhang1-0/+7
2015-08-17drm/amdgpu: Add Fiji support to the DCE 10.0 IP module (v2)David Zhang1-0/+7
2015-08-17drm/amdgpu: Add Fiji support to SMC and DPM (v2)David Zhang1-0/+7
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-14 22:39:23 +0300