summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/amdgpu_ctx.c
AgeCommit message (Expand)AuthorFilesLines
2021-09-01drm/amdgpu:schedule vce/vcn encode based on prioritySatyajit Sahu1-0/+16
2021-09-01drm/amdgpu: detach ring priority from gfx priorityNirmoy Das1-1/+1
2021-09-01drm/amdgpu: rework context priority handlingNirmoy Das1-34/+93
2021-05-27drm/amdgpu: Use delayed work to collect RAS error countersLuben Tuikov1-2/+29
2021-05-27drm/amdgpu: Don't query CE and UE errorsLuben Tuikov1-16/+0
2021-05-13drm/amdgpu: fix fence calculation (v2)David M Nieto1-3/+16
2021-05-13drm/amdgpu: free resources on fence usage queryDavid M Nieto1-2/+6
2021-05-05drm/amdgpu: Add show_fdinfo() interfaceRoy Sun1-0/+61
2020-11-02drm/amdgpu/amdgpu: use "*" adjacent to data nameDeepak R Varma1-1/+1
2020-10-09amd/amdgpu_ctx: Use struct_size() helper and kmalloc() (v2)Gustavo A. R. Silva1-1/+1
2020-09-03drm/amdgpu: disable gpu-sched load balance for uvdNirmoy Das1-1/+5
2020-08-24drm/amdgpu: drm_device to amdgpu_device by inline-f (v2)Luben Tuikov1-1/+1
2020-08-19drm/scheduler: Remove priority macro INVALID (v2)Luben Tuikov1-3/+2
2020-08-19drm/scheduler: Scheduler priority fixes (v2)Luben Tuikov1-2/+2
2020-08-14drm/amdgpu: revert "fix system hang issue during GPU reset"Christian König1-4/+0
2020-07-27drm/amdgpu: fix system hang issue during GPU resetDennis Li1-0/+4
2020-04-09drm/amdgpu: rework sched_list generationNirmoy Das1-126/+34
2020-03-16drm/amdgpu: disable gpu_sched load balancer for vcn jobsNirmoy Das1-4/+8
2020-03-16drm/amdgpu: fix switch-case indentationNirmoy Das1-41/+41
2020-03-10drm/amdgpu: do not set nil entry in compute_prio_schedNirmoy Das1-4/+11
2020-03-09drm/amdgpu: change hw sched list on ctx priority overrideNirmoy Das1-4/+25
2020-03-09drm/amdgpu: set compute queue priority at mqd_initNirmoy Das1-7/+46
2020-01-31drm/amdgpu: allocate entities on demandNirmoy Das1-115/+120
2020-01-23drm/amdgpu: individualize fence allocation per entityNirmoy Das1-17/+27
2019-12-23drm/amdgpu: fix ctx init failure for asics without gfx ringLe Ma1-1/+2
2019-12-19amd/amdgpu: add sched array to IPs with multiple run-queuesNirmoy Das1-44/+69
2019-12-19drm/scheduler: rework entity creationNirmoy Das1-3/+4
2019-12-11drm/amdgpu: fix JPEG instance checking when ctx initLeo Liu1-1/+1
2019-11-19drm/amdgpu: use the JPEG structure for general driver supportLeo Liu1-2/+2
2019-11-08Revert "drm/amdgpu: dont schedule jobs while in reset"Andrey Grodzovsky1-4/+1
2019-11-06drm/amdgpu: dont schedule jobs while in resetShirish S1-1/+4
2019-08-23drm/amdgpu: correct ras error count typeGuchun Chen1-1/+1
2019-08-23drm/amdgpu: fix dma_fence_wait without referenceChristian König1-12/+15
2019-08-15drm/amdgpu: use exiting amdgpu_ctx_total_num_entities functionKevin Wang1-4/+1
2019-08-15drm/amdgpu: fix typo error amdgput -> amdgpuKevin Wang1-6/+6
2019-07-18drm/amdgpu:add all VCN rings into schedule request queueJames Zhu1-8/+18
2019-07-18drm/amdgpu: modify amdgpu_vcn to support multiple instancesJames Zhu1-3/+3
2019-06-11drm/amd: drop use of drmP.h in amdgpu/amdgpu*Sam Ravnborg1-1/+0
2019-03-19drm/amdgpu: wait for VM to become idle during flushChristian König1-3/+3
2019-03-19drm/amdgpu: remove non-sense NULL ptr checkChristian König1-10/+0
2019-03-19drm/amdgpu: Add a new flag to AMDGPU_CTX_OP_QUERY_STATE2xinhui pan1-0/+17
2019-02-15drm/amdgpu: Only add rqs for initialized rings.Bas Nieuwenhuizen1-3/+8
2018-12-10drm/amdgpu: Limit vm max ctx number to 4096Rex Zhu1-1/+1
2018-11-30drm/amdgpu: add VCN JPEG support amdgpu_ctx_num_entitiesAlex Deucher1-0/+1
2018-08-27drm/amdgpu: amdgpu_ctx_add_fence can't failChristian König1-5/+3
2018-08-27drm/amdgpu: rework ctx entity creationChristian König1-142/+149
2018-08-27drm/amdgpu: use entity instead of ring for CSChristian König1-23/+30
2018-08-27drm/amdgpu: remove the queue managerChristian König1-6/+61
2018-08-27drm/amdgpu: use scheduler load balancing for compute CSChristian König1-1/+9
2018-08-27drm/amdgpu: use scheduler load balancing for SDMA CSChristian König1-4/+21
generated by cgit v1.2.3 (git 2.39.0) at 2025-02-01 15:33:38 +0300