summaryrefslogtreecommitdiff
path: root/drivers/edac/amd64_edac.c
AgeCommit message (Expand)AuthorFilesLines
2021-07-13EDAC/amd64: Use DEVICE_ATTR helper macrosDwaipayan Ray1-13/+8
2021-05-10x86/msr: Rename MSR_K8_SYSCFG to MSR_AMD64_SYSCFGBrijesh Singh1-1/+1
2021-01-22EDAC/amd64: Issue probing messages only on properly detected hardwareBorislav Petkov1-7/+7
2020-12-28EDAC/amd64: Limit error injection functionality to supported hwBorislav Petkov1-3/+5
2020-12-28EDAC/amd64: Merge error injection sysfs facilitiesBorislav Petkov1-4/+231
2020-12-28EDAC/amd64: Merge sysfs debugging attributes setup codeBorislav Petkov1-6/+59
2020-12-28EDAC/amd64: Tone down messages about missing PCI IDsYazen Ghannam1-4/+4
2020-12-28EDAC/amd64: Do not load on family 0x15, model 0x13Borislav Petkov1-3/+7
2020-12-15Merge tag 'x86_cpu_for_v5.11' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-2/+2
2020-11-27EDAC/amd64: Fix PCI component registrationBorislav Petkov1-12/+14
2020-11-19x86/CPU/AMD: Remove amd_get_nb_id()Yazen Ghannam1-2/+2
2020-10-26EDAC/amd64: Remove unneeded breaksTom Rix1-8/+0
2020-10-12Merge tag 'edac_updates_for_v5.10' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds1-0/+6
2020-10-09EDAC/amd64: Set proper family type for Family 19h Models 20h-2FhYazen Ghannam1-0/+6
2020-08-24treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva1-1/+1
2020-06-18EDAC/amd64: Read back the scrub rate PCI register on F15hBorislav Petkov1-0/+2
2020-06-11Merge branch 'x86/entry' into ras/coreThomas Gleixner1-1/+1
2020-05-29EDAC/amd64: Remove redundant assignment to variable ret in hw_info_get()Colin Ian King1-1/+1
2020-05-22EDAC/amd64: Add AMD family 17h model 60h PCI IDsAlexander Monakov1-0/+14
2020-04-14x86/mce/amd, edac: Remove report_gart_errorsBorislav Petkov1-8/+0
2020-03-24EDAC: Convert to new X86 CPU match macrosThomas Gleixner1-7/+7
2020-01-27Merge branch 'ras-core-for-linus' of git://git.kernel.org/pub/scm/linux/kerne...Linus Torvalds1-26/+36
2020-01-17EDAC/amd64: Do not warn when removing instancesBorislav Petkov1-3/+0
2020-01-16EDAC/amd64: Drop some family checks for newer systemsYazen Ghannam1-26/+19
2020-01-16EDAC/amd64: Add family ops for Family 19h Models 00h-0FhYazen Ghannam1-0/+17
2019-11-09EDAC/amd64: Get rid of the ECC disabled long messageBorislav Petkov1-16/+3
2019-11-06EDAC/amd64: Check for memory before fully initializing an instanceYazen Ghannam1-3/+22
2019-11-06EDAC/amd64: Use cached data when checking for ECCYazen Ghannam1-12/+8
2019-11-06EDAC/amd64: Save max number of controllers to family typeYazen Ghannam1-30/+14
2019-11-06EDAC/amd64: Gather hardware information earlyYazen Ghannam1-50/+51
2019-11-06EDAC/amd64: Make struct amd64_family_type globalYazen Ghannam1-7/+5
2019-10-25EDAC/amd64: Set grain per DIMMYazen Ghannam1-0/+2
2019-09-07EDAC/amd64: Add PCI device IDs for family 17h, model 70hIsaac Vaughn1-0/+13
2019-08-23EDAC/amd64: Support asymmetric dual-rank DIMMsYazen Ghannam1-3/+13
2019-08-23EDAC/amd64: Cache secondary Chip Select registersYazen Ghannam1-3/+20
2019-08-23EDAC/amd64: Decode syndrome before translating addressYazen Ghannam1-7/+7
2019-08-23EDAC/amd64: Find Chip Select memory size using Address MaskYazen Ghannam1-44/+70
2019-08-23EDAC/amd64: Initialize DIMM info for systems with more than two channelsYazen Ghannam1-14/+52
2019-08-23EDAC/amd64: Recognize DRAM device type ECC capabilityYazen Ghannam1-2/+12
2019-08-22EDAC/amd64: Support more than two controllers for chip selects handlingYazen Ghannam1-55/+68
2019-05-21treewide: Add SPDX license identifier for more missed filesThomas Gleixner1-0/+1
2019-04-25Revert "EDAC/amd64: Support more than two controllers for chip select handling"Borislav Petkov1-59/+54
2019-03-27EDAC/amd64: Adjust printed chip select sizes when interleavedYazen Ghannam1-2/+29
2019-03-27EDAC/amd64: Support more than two controllers for chip select handlingYazen Ghannam1-54/+59
2019-03-27EDAC/amd64: Recognize x16 symbol sizeYazen Ghannam1-11/+10
2019-03-27EDAC/amd64: Set maximum channel layer size depending on familyYazen Ghannam1-1/+7
2019-03-27EDAC/amd64: Support more than two Unified Memory ControllersYazen Ghannam1-17/+30
2019-03-27EDAC/amd64: Use a macro for iterating over Unified Memory ControllersYazen Ghannam1-7/+10
2019-03-27EDAC/amd64: Add Family 17h Model 30h PCI IDsYazen Ghannam1-0/+13
2018-09-27EDAC, amd64: Add Hygon Dhyana supportPu Wen1-1/+9
generated by cgit v1.2.3 (git 2.39.0) at 2025-03-12 17:18:34 +0300