summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2019-12-24clk: qcom: Add display clock controller driver for SC7180Taniya Das3-0/+786
2019-12-24clk: qcom: clk-alpha-pll: Add support for Fabia PLL calibrationTaniya Das2-0/+80
2019-12-24clk: qcom: alpha-pll: Remove useless read from set rateTaniya Das1-6/+1
2019-12-24clk: add terminate callback to clk_opsJerome Brunet1-1/+6
2019-12-24clk: let init callback return an error codeJerome Brunet12-31/+62
2019-12-24clk: actually call the clock init before any other callback of the clockJerome Brunet1-11/+15
2019-12-24clk: qcom: Add missing msm8998 gcc_bimc_gfx_clkJeffrey Hugo1-0/+14
2019-12-23clk: imx: imx8mq: Switch to clk_hw based APIPeng Fan1-281/+292
2019-12-23clk: imx: imx8mm: Switch to clk_hw based APIPeng Fan1-271/+284
2019-12-23clk: imx: imx8mn: Switch to clk_hw based APIPeng Fan1-238/+251
2019-12-23clk: imx: Remove __init for imx_obtain_fixed_clk_hw() APIPeng Fan1-2/+2
2019-12-23clk: imx: gate3: Switch to clk_hw based APIPeng Fan1-2/+5
2019-12-23clk: imx: add hw API imx_clk_hw_mux2_flagsPeng Fan1-0/+10
2019-12-23clk: imx: add imx_unregister_hw_clocksPeng Fan2-0/+9
2019-12-23clk: imx: clk-composite-8m: Switch to clk_hw based APIPeng Fan2-9/+24
2019-12-23clk: imx: clk-pll14xx: Switch to clk_hw based APIPeng Fan2-9/+20
2019-12-20clk: renesas: r7s9210: Add SPIBSC clockChris Brandt1-0/+1
2019-12-20clk: renesas: rcar-gen3: Allow changing the RPC[D2] clocksSergei Shtylyov1-2/+4
2019-12-19clk: qcom: apcs-msm8916: silently error out on EPROBE_DEFERJorge Ramirez-Ortiz1-1/+2
2019-12-19clk: qcom: hfpll: use clk_parent_data to specify the parentJorge Ramirez-Ortiz1-1/+3
2019-12-19clk: qcom: hfpll: CLK_IGNORE_UNUSEDJorge Ramirez-Ortiz1-0/+7
2019-12-19clk: qcom: hfpll: register as clock providerJorge Ramirez-Ortiz1-1/+9
2019-12-19clk: qcom: gcc: limit GPLL0_AO_OUT operating frequencyJorge Ramirez-Ortiz3-1/+10
2019-12-19clk: qcom: smd: Add missing bimc clockJeffrey Hugo1-0/+3
2019-12-19clk: qcom: Avoid SMMU/cx gdsc corner casesJeffrey Hugo1-0/+2
2019-12-19clk: qcom: Add MSM8998 Multimedia Clock Controller (MMCC) driverJeffrey Hugo3-0/+2923
2019-12-19clk: qcom: gcc-sc7180: Fix setting flag for votable GDSCsMatthias Kaehlcke1-2/+4
2019-12-19clk: qcom: mmcc8974: move gfx3d_clk_src from the mmcc to rpmBrian Masney2-13/+2
2019-12-19clk: qcom: dispcc: Add support for display port clocksTaniya Das1-1/+213
2019-12-19clk: qcom: rcg2: Add support for display port clock opsTaniya Das3-0/+79
2019-12-19clk: sunxi-ng: r40: Allow setting parent rate for external clock outputsChen-Yu Tsai1-2/+4
2019-12-18clk: Move clk_core_reparent_orphans() under CONFIG_OFOlof Johansson1-7/+7
2019-12-16clk: at91: fix possible deadlockAlexandre Belloni6-6/+6
2019-12-16Merge branch 'v5.5/fixes' into v5.6/driversJerome Brunet2-0/+10
2019-12-16clk: meson: pll: Fix by 0 division in __pll_params_to_rate()Remi Pommarel1-0/+9
2019-12-16clk: meson: g12a: fix missing uart2 in regmap tableJerome Brunet1-0/+1
2019-12-13clk: renesas: Remove use of ARCH_R8A7796Geert Uytterhoeven1-1/+1
2019-12-13Merge tag 'imx-clk-fixes-5.5' of git://git.kernel.org/pub/scm/linux/kernel/gi...Stephen Boyd3-1/+4
2019-12-13clk: walk orphan list on clock provider registrationJerome Brunet1-22/+40
2019-12-11clk: meson: meson8b: use of_clk_hw_register to register the clocksMartin Blumenstingl1-1/+1
2019-12-11clk: meson: meson8b: don't register the XTAL clock when provided via OFMartin Blumenstingl1-3/+9
2019-12-11clk: meson: meson8b: change references to the XTAL clock to use [fw_]nameMartin Blumenstingl1-34/+44
2019-12-11clk: meson: meson8b: use clk_hw_set_parent in the CPU clock notifierMartin Blumenstingl1-13/+8
2019-12-11clk: meson: add a driver for the Meson8/8b/8m2 DDR clock controllerMartin Blumenstingl2-1/+150
2019-12-11clk: imx7up: Rename the clks to hwsAbel Vesa1-91/+91
2019-12-11clk: imx: Rename the imx_clk_divider_gate to imply it's clk_hw basedAbel Vesa3-6/+6
2019-12-11clk: imx: Rename the imx_clk_pfdv2 to imply it's clk_hw basedAbel Vesa3-10/+10
2019-12-11clk: imx: Rename the imx_clk_pllv4 to imply it's clk_hw basedAbel Vesa3-4/+4
2019-12-11clk: imx: Rename sccg and frac pll register to suggest clk_hwAbel Vesa3-7/+16
2019-12-11clk: imx: imx7ulp composite: Rename to show is clk_hw basedAbel Vesa3-28/+28