summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2019-04-30clk: imx: correct i.MX7D AV PLL num/denom offsetAnson Huang3-10/+24
2019-04-29clk: stm32mp1: Add ddrperfm clockGabriel Fernandez1-0/+3
2019-04-26clk: Remove CLK_IS_BASIC clk flagStephen Boyd11-11/+10
2019-04-26clock: milbeaut: Add Milbeaut M10V clock controllerSugaya Taichi2-0/+664
2019-04-26clk: imx6sll: Fix mispelling uart4_serial as serailLeonard Crestez1-1/+1
2019-04-26clk: imx: pll14xx: drop unused variablePeng Fan1-4/+2
2019-04-26clk: mediatek: add clock driver for MT8516Fabien Parent3-0/+824
2019-04-26clk: at91: Mark struct clk_range as constStephen Boyd7-14/+14
2019-04-26clk: at91: add sam9x60 pmc driverAlexandre Belloni2-0/+308
2019-04-25clk: tegra: divider: Mark Memory Controller clock as read-onlyDmitry Osipenko1-1/+2
2019-04-25clk: tegra: emc: Replace BUG() with WARN_ONCE()Dmitry Osipenko1-1/+4
2019-04-25clk: tegra: emc: Fix EMC max-rate clampingDmitry Osipenko1-7/+10
2019-04-25clk: tegra: emc: Support multiple RAM codesDmitry Osipenko1-14/+23
2019-04-25clk: tegra: emc: Don't enable EMC clock manuallyDmitry Osipenko1-2/+0
2019-04-25clk: at91: add sam9x60 PLL driverAlexandre Belloni3-0/+337
2019-04-25clk: at91: master: Add sam9x60 supportAlexandre Belloni2-3/+6
2019-04-25clk: at91: usb: Add sam9x60 supportAlexandre Belloni2-6/+30
2019-04-25clk: at91: allow configuring generated PCR layoutAlexandre Belloni4-24/+29
2019-04-25clk: at91: allow configuring peripheral PCR layoutAlexandre Belloni6-22/+71
2019-04-25clk: stm32: Introduce clocks of STM32F769 boardGabriel Fernandez1-8/+299
2019-04-25clk: at91: sckc: handle different RC startup timeAlexandre Belloni1-2/+15
2019-04-25clk: at91: modernize sckc bindingAlexandre Belloni1-89/+36
2019-04-25clk: qoriq: increase array size of cmux_to_groupYogesh Gaur1-2/+2
2019-04-25clk: qoriq: Add ls1028a clock configurationYuantian Tang1-0/+68
2019-04-25clk: qoriq: add more PLL divider clocks supportYuantian Tang1-2/+3
2019-04-25clk: ti: dra7: disable the RNG and TIMER12 clkctrl clocks on HS devicesTero Kristo4-8/+12
2019-04-25clk: ti: dra7x: prevent non-existing clkctrl clocks from registeringTero Kristo4-2/+22
2019-04-25clk: ti: export the omap2_clk_is_hw_omap callTero Kristo1-1/+0
2019-04-25Merge tag 'clk-imx7ulp-5.2' of git://git.kernel.org/pub/scm/linux/kernel/git/...Stephen Boyd1-1/+0
2019-04-25Merge tag 'clk-imx5-5.2' of git://git.kernel.org/pub/scm/linux/kernel/git/sha...Stephen Boyd2-15/+46
2019-04-25clk: tegra124: Remove lock-enable bit from PLLMDmitry Osipenko1-2/+1
2019-04-25clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides dividerDmitry Osipenko1-2/+2
2019-04-24clk: lochnagar: Add support for the Cirrus Logic LochnagarCharles Keepax3-0/+344
2019-04-23clk: core: replace clk_{readl,writel} with {readl,writel}Jonas Gorski18-68/+68
2019-04-23clk: mux: add explicit big endian supportJonas Gorski1-3/+19
2019-04-23clk: multiplier: add explicit big endian supportJonas Gorski1-3/+19
2019-04-23clk: gate: add explicit big endian supportJonas Gorski1-3/+19
2019-04-23clk: fractional-divider: add explicit big endian supportJonas Gorski1-3/+19
2019-04-23clk: divider: add explicit big endian supportJonas Gorski1-4/+20
2019-04-23clk: fixed-factor: Initialize clk_init_data on stackStephen Boyd1-1/+1
2019-04-23clk: rockchip: undo several noc and special clocks as critical on rk3288Douglas Anderson1-9/+4
2019-04-20clk: hi3660: Mark clk_gate_ufs_subsys as criticalLeo Yan1-1/+5
2019-04-20clk: tegra: Don't enable already enabled PLLsDmitry Osipenko1-13/+37
2019-04-20clk: fixed-factor: Let clk framework find parentStephen Boyd1-20/+33
2019-04-20clk: Allow parents to be specified via clkspec indexStephen Boyd1-7/+11
2019-04-20clk: Look for parents with clkdev based clk_lookupsStephen Boyd3-10/+21
2019-04-20clk: Allow parents to be specified without string namesStephen Boyd1-62/+200
2019-04-20clk: Add of_clk_hw_register() API for early clk driversStephen Boyd1-3/+23
2019-04-20clk: Prepare for clk registration API that uses DT nodesStephen Boyd1-13/+18
2019-04-20clkdev: Move clk creation outside of 'clocks_mutex'Stephen Boyd1-12/+13