summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2017-05-09scripts/spelling.txt: add regsiter -> register spelling mistakeStephen Boyd1-1/+1
2017-05-03Merge tag 'mmc-v4.12' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmcLinus Torvalds1-1/+20
2017-05-03Merge branch 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/herbert...Linus Torvalds1-1/+1
2017-04-28clk: sunxi-ng: always select CCU_GATEArnd Bergmann1-1/+1
2017-04-24clk: apn806: fix spelling mistake: "mising" -> "missing"Colin Ian King1-1/+1
2017-04-24clk: apn806: Turn the eMMC clock as optional for dts backwards compatibleGregory CLEMENT1-7/+13
2017-04-24clk: apn806: Add eMMC clock to system controller driverKonstantin Porotchkin1-1/+14
2017-04-17Merge tag 'sunxi-clk-fixes-for-4.11-2-bis' of https://git.kernel.org/pub/scm/...Stephen Boyd4-0/+74
2017-04-13clk: sunxi-ng: a33: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai1-0/+11
2017-04-13clk: sunxi-ng: Add clk notifier to gate then ungate PLL clocksChen-Yu Tsai2-0/+61
2017-04-13clk: sunxi-ng: fix build failure in ccu-sun9i-a80 driverTobias Regnery1-0/+1
2017-04-13clk: sunxi-ng: fix build error without CONFIG_RESET_CONTROLLERTobias Regnery1-0/+1
2017-04-04clk: stm32f4: fix: exclude values 0 and 1 for PLLQGabriel Fernandez1-3/+10
2017-03-24Merge tag 'sunxi-clk-fixes-for-4.11' of https://git.kernel.org/pub/scm/linux/...Stephen Boyd5-3/+12
2017-03-20clk: sunxi-ng: fix recalc_rate formula of NKMP clocksIcenowy Zheng1-1/+1
2017-03-20clk: sunxi-ng: Fix div/mult settings for osc12M on A64Philipp Tomsich1-1/+1
2017-03-16clk: meson-gxbb: expose clock CLKID_RNG0Heiner Kallweit1-1/+1
2017-03-07clk: rockchip: Make uartpll a child of the gpll on rk3036Heiko Stuebner1-0/+7
2017-03-07clk: rockchip: add "," to mux_pll_src_apll_dpll_gpll_usb480m_p on rk3036Heiko Stuebner1-1/+1
2017-03-07clk: core: Copy connection idLeonard Crestez1-1/+2
2017-03-06clk: sunxi-ng: sun6i: Fix enable bit offset for hdmi-ddc module clockChen-Yu Tsai1-1/+1
2017-03-06clk: sunxi: ccu-sun5i needs nkmpArnd Bergmann1-0/+1
2017-03-06clk: sunxi-ng: mp: Adjust parent rate for pre-dividersChen-Yu Tsai1-0/+8
2017-03-04Merge tag 'armsoc-late' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/...Linus Torvalds2-6/+57
2017-03-02Merge branch 'next/late' with mainlineArnd Bergmann3-8/+63
2017-02-26Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds99-1376/+10103
2017-02-24Merge tag 'armsoc-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/ar...Linus Torvalds1-0/+4
2017-02-16clk: renesas: mstp: ensure register writes completeChris Brandt1-0/+6
2017-02-16Merge tag 'amlogic-dt64-2' of git://git.kernel.org/pub/scm/linux/kernel/git/k...Arnd Bergmann2-6/+57
2017-02-16Merge tag 'samsung-dt64-4.11-3' of git://git.kernel.org/pub/scm/linux/kernel/...Arnd Bergmann1-2/+6
2017-02-16clk: qcom: Do not drop device node twiceGuenter Roeck1-1/+0
2017-02-14clk: mvebu: adjust clock handling for the CP110 system controllerThomas Petazzoni1-2/+11
2017-02-10clk: mvebu: Expand mv98dx3236-core-clock supportChris Packham3-14/+181
2017-02-10clk: zte: add i2s clocks for zx296718Baoyou Xie1-0/+4
2017-02-07clk: sunxi-ng: sun9i-a80: Fix wrong pointer passed to PTR_ERR()Wei Yongjun1-1/+1
2017-02-07clk: sunxi-ng: select SUNXI_CCU_MULT for sun5iArnd Bergmann1-0/+1
2017-02-07clk: sunxi-ng: Check kzalloc() for errors and cleanup error pathStephen Boyd1-0/+15
2017-02-03clk: tegra: Add BPMP clock driverThierry Reding3-0/+625
2017-02-03Merge tag 'v4.11-rockchip-clk2' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd2-9/+16
2017-02-03clk: uniphier: add eMMC clock for LD11 and LD20 SoCsMasahiro Yamada1-0/+7
2017-02-03clk: uniphier: add NAND clock for all UniPhier SoCsMasahiro Yamada1-0/+14
2017-02-03Merge tag 'sunxi-clk-for-4.11' of https://git.kernel.org/pub/scm/linux/kernel...Stephen Boyd27-58/+3748
2017-01-30PM / OPP: Update OPP users to put referenceViresh Kumar1-11/+6
2017-01-30clk: sunxi-ng: Add A80 Display Engine CCUChen-Yu Tsai3-0/+317
2017-01-30clk: sunxi-ng: Add A80 USB CCUChen-Yu Tsai3-0/+170
2017-01-30clk: sunxi-ng: Add A80 CCUChen-Yu Tsai4-0/+1291
2017-01-30clk: sunxi-ng: Support separately grouped PLL lock status registerChen-Yu Tsai2-2/+9
2017-01-30clk: sunxi-ng: mux: Get closest parent rate possible with CLK_SET_RATE_PARENTChen-Yu Tsai1-1/+12
2017-01-30clk: sunxi-ng: mux: honor CLK_SET_RATE_NO_REPARENT flagChen-Yu Tsai1-0/+15
2017-01-30clk: sunxi-ng: mux: Fix determine_rate for mux clocks with pre-dividersChen-Yu Tsai1-3/+4
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-02 16:16:26 +0300