summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2020-01-04clk: pxa: fix one of the pxa RTC clocksRobert Jarzmik1-0/+1
2020-01-04clk: clk-gpio: propagate rate change to parentMichael Hennerich1-1/+1
2020-01-04clk: qcom: Allow constant ratio freq tables for rcgJeffrey Hugo2-0/+5
2019-12-13clk: renesas: rcar-gen3: Set state when registering SD clocksNiklas Söderlund1-12/+4
2019-12-13clk: qcom: gcc-msm8998: Disable halt check of UFS clocksBjorn Andersson1-3/+3
2019-12-13clk: renesas: r8a77995: Correct parent clock of DUGeert Uytterhoeven1-2/+2
2019-12-13clk: renesas: r8a77990: Correct parent clock of DUTakeshi Kihara1-2/+2
2019-12-13clk: qcom: Fix MSM8998 resetsJeffrey Hugo1-19/+19
2019-12-13clk: sunxi-ng: h3/h5: Fix CSI_MCLK parentChen-Yu Tsai1-1/+1
2019-12-13clk: meson: meson8b: fix the offset of vid_pll_dco's N valueMartin Blumenstingl1-1/+1
2019-12-13clk: mediatek: Drop more __init markings for driver probeStephen Boyd1-2/+2
2019-12-13clk: mediatek: Drop __init from mtk_clk_register_cpumuxes()Stephen Boyd1-4/+4
2019-12-13clk: meson: Fix GXL HDMI PLL fractional bits widthNeil Armstrong1-1/+7
2019-12-13clk: rockchip: fix I2S1 clock gate register for rk3328Katsuhiro Suzuki1-1/+1
2019-12-13clk: rockchip: fix rk3188 sclk_mac_lbtest parameter orderingHeiko Stuebner1-2/+2
2019-12-13clk: rockchip: fix rk3188 sclk_smc gate dataFinley Xiao1-2/+2
2019-12-13clk: sunxi-ng: a64: Fix gate bit of DSI DPHYJagan Teki1-1/+1
2019-12-05clk: stm32mp1: parent clocks updateGabriel Fernandez1-5/+5
2019-12-05clk: stm32mp1: add CLK_SET_RATE_NO_REPARENT to Kernel clocksGabriel Fernandez1-5/+7
2019-12-05clk: stm32mp1: fix mcu divider tableGabriel Fernandez1-1/+1
2019-12-05clk: stm32mp1: fix HSI divider flagGabriel Fernandez1-2/+2
2019-12-05clk: at91: generated: set audio_pll_allowed in at91_clk_register_generated()Alexandre Belloni1-18/+10
2019-12-05clk: at91: fix update bit maps on CFG_MOR writeEugen Hristev1-1/+1
2019-12-05clk: ti: clkctrl: Fix failed to enable error with double udelay timeoutTony Lindgren1-2/+3
2019-12-05clk: ti: dra7-atl-clock: Remove ti_clk_add_alias callPeter Ujfalusi1-6/+0
2019-12-05clk: sunxi-ng: a80: fix the zero'ing of bits 16 and 18Colin Ian King1-1/+1
2019-12-05clk: sunxi: Fix operator precedence in sunxi_divs_clk_setupNathan Chancellor1-2/+2
2019-12-05clk: at91: avoid sleeping earlyAlexandre Belloni2-5/+20
2019-12-05clk: samsung: exynos5420: Preserve PLL configuration during suspend/resumeMarek Szyprowski1-0/+6
2019-12-05clk: samsung: exynos5433: Fix error pathsMarek Szyprowski1-2/+12
2019-12-05clk: meson: gxbb: let sar_adc_clk_div set the parent clock rateMartin Blumenstingl1-0/+1
2019-12-01clk: tegra20: Turn EMC clock gate into dividerDmitry Osipenko1-10/+26
2019-12-01clk: sunxi-ng: enable so-said LDOs for A64 SoC's pll-mipi clockIcenowy Zheng1-1/+6
2019-12-01clk: at91: audio-pll: fix audio pmc typeAlexandre Belloni1-1/+1
2019-12-01clk: mmp2: fix the clock id for sdh2_clk and sdh3_clkLubomir Rintel1-2/+2
2019-12-01clk: tegra: Fixes for MBIST work aroundJoseph Lo1-3/+3
2019-11-24clk: samsung: Use clk_hw API for calling clk framework from clk notifiersMarek Szyprowski2-4/+4
2019-11-24clk: samsung: exynos5420: Define CLK_SECKEY gate clock only or Exynos5420Joonyoung Shim1-2/+1
2019-11-24clk: samsung: Use NOIRQ stage for Exynos5433 clocks suspend/resumeMarek Szyprowski1-1/+1
2019-11-24clk: keystone: Enable TISCI clocks if K3_ARCHNishanth Menon2-1/+2
2019-11-20clk: sunxi-ng: h6: fix PWM gate/reset offsetRongyi Chen1-1/+1
2019-11-06clk: boston: unregister clks on failure in clk_boston_setup()Yi Wang1-5/+13
2019-10-07clk: sprd: add missing kfreeChunyan Zhang1-0/+2
2019-10-07clk: at91: select parent if main oscillator or bypass is enabledEugen Hristev1-3/+7
2019-10-07clk: qcom: gcc-sdm845: Use floor ops for sdcc clksStephen Boyd1-2/+2
2019-10-07clk: renesas: cpg-mssr: Set GENPD_FLAG_ALWAYS_ON for clock domainGeert Uytterhoeven1-1/+2
2019-10-07clk: renesas: mstp: Set GENPD_FLAG_ALWAYS_ON for clock domainGeert Uytterhoeven1-1/+2
2019-10-07clk: zx296718: Don't reference clk_init_data after registrationStephen Boyd1-60/+49
2019-10-07clk: sprd: Don't reference clk_init_data after registrationStephen Boyd1-2/+3
2019-10-07clk: sirf: Don't reference clk_init_data after registrationStephen Boyd1-4/+8