summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2019-07-21clk: ti: clkctrl: Fix returning uninitialized dataTony Lindgren1-2/+5
2019-06-22clk: ti: clkctrl: Fix clkdm_clk handlingTony Lindgren1-4/+4
2019-06-15clk: rockchip: Turn on "aclk_dmac1" for suspend on rk3288Douglas Anderson1-0/+11
2019-05-31clk: rockchip: Make rkpwm a critical clock on rk3288Douglas Anderson1-1/+3
2019-05-31clk: rockchip: Fix video codec clocks on rk3288Douglas Anderson1-2/+2
2019-05-31clk: rockchip: undo several noc and special clocks as critical on rk3288Douglas Anderson1-9/+4
2019-05-25clk: rockchip: fix wrong clock definitions for rk3328Jonas Karlman1-9/+9
2019-05-25clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides dividerDmitry Osipenko1-2/+2
2019-05-25clk: hi3660: Mark clk_gate_ufs_subsys as criticalLeo Yan1-1/+5
2019-05-08clk: x86: Add system specific quirk to mark clocks as criticalDavid Müller1-3/+11
2019-04-05clk: rockchip: fix frac settings of GPLL clock for rk3328Katsuhiro Suzuki1-6/+6
2019-04-05clk: fractional-divider: check parent rate only if flag is setKatsuhiro Suzuki1-1/+1
2019-03-23clk: ingenic: Fix doc of ingenic_cgu_div_infoPaul Cercueil1-1/+1
2019-03-23clk: ingenic: Fix round_rate misbehaving with non-integer dividersPaul Cercueil1-5/+5
2019-03-23clk: clk-twl6040: Fix imprecise external abort for pdmclkTony Lindgren1-2/+51
2019-03-23clk: uniphier: Fix update register for CPU-gearKunihiko Hayashi1-1/+1
2019-03-23clk: sunxi: A31: Fix wrong AHB gate numberAndre Przywara1-2/+2
2019-03-23clk: sunxi-ng: v3s: Fix TCON reset de-assert bitPaul Kocialkowski1-1/+1
2019-03-05clk: vc5: Abort clock configuration without upstream clockMarek Vasut1-1/+3
2019-02-12clk: imx6sl: ensure MMDC CH0 handshake is bypassedAnson Huang1-0/+6
2019-02-12clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for all audio module clocksChen-Yu Tsai1-3/+3
2019-02-12clk: boston: fix possible memory leak in clk_boston_setup()Yi Wang1-3/+8
2019-01-26clk: imx6q: reset exclusive gates on initLucas Stach1-1/+5
2019-01-26clk: imx: make mux parent strings constA.s. Dong3-9/+13
2019-01-09clk: rockchip: fix typo in rk3188 spdif_frac parentJohan Jonker1-1/+1
2018-12-21clk: mmp: Off by one in mmp_clk_add()Dan Carpenter1-1/+1
2018-12-21clk: mvebu: Off by one bugs in cp110_of_clk_get()Dan Carpenter1-2/+2
2018-12-01clk: samsung: exynos5250: Add missing clocks for FIMC LITE SYSMMU devicesMarek Szyprowski1-0/+6
2018-11-27clk: fixed-factor: fix of_node_get-put imbalanceRicardo Ribalda Delgado1-0/+1
2018-11-27clk: samsung: exynos5420: Enable PERIS clocks for suspendMarek Szyprowski1-0/+1
2018-11-27clk: fixed-rate: fix of_node_get-put imbalanceAlan Tull1-0/+1
2018-11-21reset: hisilicon: fix potential NULL pointer dereferenceGustavo A. R. Silva1-3/+2
2018-11-21clk: mvebu: use correct bit for 98DX3236 NANDChris Packham1-1/+1
2018-11-21clk: rockchip: Fix static checker warning in rockchip_ddrclk_get_parent callEnric Balletbo i Serra1-4/+0
2018-11-21clk: at91: Fix division by zero in PLL recalc_rate()Ronald Wahl1-0/+3
2018-11-21clk: s2mps11: Fix matching when built as module and DT node contains compatibleKrzysztof Kozlowski1-0/+30
2018-10-18clk: x86: Stop marking clocks as CLK_IS_CRITICALHans de Goede1-7/+0
2018-10-18clk: x86: add "ether_clk" alias for Bay Trail / Cherry TrailHans de Goede1-0/+11
2018-09-26clk: tegra: bpmp: Don't crash when a clock fails to registerMikko Perttunen1-3/+9
2018-09-26clk: clk-fixed-factor: Clear OF_POPULATED flag in case of failureRajan Vaja1-1/+8
2018-09-26clk: core: Potentially free connection idMikko Perttunen1-0/+3
2018-09-26clk: imx6ul: fix missing of_node_put()Nicholas Mc Guire1-0/+1
2018-09-15clk: rockchip: Add pclk_rkpwm_pmu to PMU critical clocks in rk3399Levin Du1-0/+1
2018-09-05clk: rockchip: fix clk_i2sout parent selection bits on rk3399Alberto Panizzo1-1/+1
2018-08-17clk: sunxi-ng: Fix missing CLK_SET_RATE_PARENT in ccu-sun4i-a10.cAlexander Syring1-1/+1
2018-07-03clk: at91: PLL recalc_rate() now using cached MUL and DIV valuesMarcin Ziemianowicz1-12/+1
2018-07-03clk: renesas: cpg-mssr: Stop using printk format %pCrGeert Uytterhoeven1-4/+5
2018-06-20clk: imx6ull: use OSC clock during AXI rate changeStefan Agner1-1/+1
2018-06-20clk: honor CLK_MUX_ROUND_CLOSEST in generic clk muxJerome Brunet2-4/+13
2018-05-25clk: samsung: exynos3250: Fix PLL ratesAndrzej Hajda1-2/+2