summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2015-06-23clk: h8300: fix error handling in h8s2678_pll_clk_setup()Dan Carpenter1-17/+16
2015-06-23h8300: clock driverYoshinori Sato4-0/+203
2015-06-19Merge branch 'ccf/atmel-fixes-for-4.1' of https://github.com/bbrezillon/linux...Michael Turquette3-7/+15
2015-06-19clk: at91: fix h32mx prototype inclusion in pmc headerNicolas Ferre1-1/+1
2015-06-19clk: at91: fix PERIPHERAL_MAX_SHIFT definitionBoris Brezillon1-4/+4
2015-06-19clk: at91: pll: fix input range validity checkBoris Brezillon1-2/+10
2015-05-08clk: si5351: Do not pass struct clk in platform_dataSebastian Hesselbarth1-18/+45
2015-05-08Merge tag 'clk-samsung-fixes-4.1-2' of git://linuxtv.org/snawrocki/samsung in...Michael Turquette3-7/+8
2015-05-07clk: add missing lock when call clk_core_enable in clk_set_parentDong Aisheng1-0/+8
2015-05-05clk: exynos5420: Restore GATE_BUS_TOP on suspendJavier Martinez Canillas1-0/+1
2015-05-01clk: qcom: Fix MSM8916 gfx3d_clk_src configurationGeorgi Djakov1-1/+1
2015-05-01clk: qcom: Fix MSM8916 venus divider valueGeorgi Djakov1-1/+1
2015-04-29clk: exynos5433: Fix wrong PMS value of exynos5433_pll_ratesChanwoo Choi1-3/+3
2015-04-29clk: exynos5433: Fix wrong parent clock of sclk_apollo clockChanwoo Choi1-1/+1
2015-04-29clk: exynos5433: Fix CLK_PCLK_MONOTONIC_CNT clk register assignmentJonghwa Lee1-1/+1
2015-04-29clk: exynos5433: Fix wrong offset of PCLK_MSCL_SECURE_SMMU_JPEGJonghwa Lee1-1/+1
2015-04-29clk: Use CONFIG_ARCH_EXYNOS instead of CONFIG_ARCH_EXYNOS5433Chanwoo Choi1-1/+1
2015-04-22Merge tag 'armsoc-multiplatform' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds2-0/+144
2015-04-21Merge tag 'clk-for-linus-4.1' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds89-833/+10735
2015-04-17Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds6-0/+1048
2015-04-17clk: bcm/kona: use DIV_ROUND_CLOSEST_ULL()Javi Merino2-22/+7
2015-04-13clk: check ->determine/round_rate() return value in clk_calc_new_ratesBoris Brezillon1-7/+16
2015-04-13clk: at91: usb: propagate rate modification to the parent clkBoris Brezillon1-15/+49
2015-04-13clk: samsung: exynos4: Disable ARMCLK down feature on Exynos4210 SoCBartlomiej Zolnierkiewicz1-6/+5
2015-04-13clk: don't use __initconst for non-const arraysUwe Kleine-König12-100/+101
2015-04-11Merge tag 'clk/for-4.1' of git://git.kernel.org/pub/scm/linux/kernel/git/tegr...Michael Turquette8-71/+69
2015-04-11clk: clk-gpio-gate: Fix active lowMartin Fuzzey1-14/+17
2015-04-11clk: Add PWM clock driverPhilipp Zabel3-0/+144
2015-04-10clk: Add clock driver for mb86s7xJassi Brar2-0/+387
2015-04-10clk: pxa: pxa3xx: add missing os timer clockRobert Jarzmik1-0/+3
2015-04-10clk: tegra: Use the proper parent for plld_dsiThierry Reding1-6/+8
2015-04-10clk: tegra: Use generic tegra_osc_clk_init() on Tegra114Thierry Reding1-31/+3
2015-04-10clk: tegra: Model oscillator as clockThierry Reding4-17/+21
2015-04-10clk: tegra: Add peripheral registers for bank YThierry Reding1-0/+14
2015-04-10clk: tegra: Register the proper number of resetsThierry Reding1-1/+1
2015-04-10clk: tegra: Remove needless initializationsThierry Reding1-3/+3
2015-04-10clk: tegra: Use consistent indentationThierry Reding1-10/+10
2015-04-10clk: tegra: Various whitespace cleanupsThierry Reding2-1/+2
2015-04-10clk: tegra: Enable HDA to HDMI clocks on Tegra124Dylan Reid1-0/+5
2015-04-10clk: tegra: Fix a bunch of sparse warningsThierry Reding1-1/+1
2015-04-10clk: tegra: Fix typo tabel -> tableThierry Reding1-1/+1
2015-04-09clk: versatile: test returned valueJulia Lawall1-1/+1
2015-04-08clk: qcom: Fix parent_map translationsGeorgi Djakov2-11/+35
2015-04-08clk: qcom: fix driver dependenciesBartlomiej Zolnierkiewicz1-0/+1
2015-04-07clk: qcom: Add EBI2 clocks for IPQ806xArchit Taneja1-0/+32
2015-04-01clk: constify of_device_id arrayFabian Frederick7-11/+11
2015-03-31CLK: Pistachio: Register external clock gatesAndrew Bresticker1-0/+21
2015-03-31CLK: Pistachio: Register system interface gate clocksAndrew Bresticker1-0/+42
2015-03-31CLK: Pistachio: Register peripheral clocksAndrew Bresticker1-0/+67
2015-03-31CLK: Pistachio: Register core clocksAndrew Bresticker2-0/+200
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-23 13:27:53 +0300