summaryrefslogtreecommitdiff
path: root/drivers/clk/rockchip/clk-pll.c
AgeCommit message (Expand)AuthorFilesLines
2019-12-24clk: let init callback return an error codeJerome Brunet1-11/+17
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 157Thomas Gleixner1-10/+1
2017-03-22clk: rockchip: add pll_wait_lock for pll_enableElaine Zhang1-0/+3
2017-01-02clk: rockchip: add new pll-type for rk3328Elaine Zhang1-3/+13
2016-11-06clk: rockchip: Ignore frac divisor for PLL equivalence when it's unusedJulius Werner1-2/+4
2016-08-08clk: rockchip: use general clock flag when registering pllHeiko Stübner1-2/+2
2016-05-09clk: rockchip: drop old_rate calculation on pll rate changesHeiko Stuebner1-9/+6
2016-05-09clk: rockchip: simplify GRF handling in pll clocksHeiko Stuebner1-27/+3
2016-04-25clk: rockchip: fix of spelling mistake on unsuccessful in pll clock typeColin Ian King1-2/+2
2016-03-27clk: rockchip: add new pll-type for rk3399 and similar socsXing Zheng1-1/+270
2016-03-27clk: rockchip: Add support for multiple clock providersXing Zheng1-13/+17
2016-02-16clk: rockchip: check grf when waiting pll lockShawn Lin1-0/+5
2015-11-23clk: rockchip: add new pll-type for rk3036 and similar socsXing Zheng1-1/+257
2015-10-02clk: rockchip: don't use clk_ APIs in the pll init-callbackHeiko Stübner1-61/+74
2015-08-25clk: rockchip: register pll mux before pll itselfHeiko Stuebner1-31/+32
2015-08-25clk: rockchip: Convert to clk_hw based provider APIsStephen Boyd1-9/+9
2015-07-28clk: rockchip: Fix PLL bandwidthDouglas Anderson1-9/+9
2015-07-20clk: rockchip: Properly include clk.hStephen Boyd1-1/+0
2015-06-05clk: make several parent names constUwe Kleine-König1-4/+4
2014-11-25clk: rockchip: add optional sync to pll rate parametersHeiko Stuebner1-0/+50
2014-11-25clk: rockchip: setup pll_mux data earlierHeiko Stuebner1-14/+13
2014-11-25clk: rockchip: add ability to specify pll-specific flagsHeiko Stuebner1-1/+3
2014-09-27clk: rockchip: change pll rate without a clk-notifierDoug Anderson1-50/+13
2014-07-13clk: rockchip: add clock type for pll clocks and pll used on rk3066Heiko Stübner1-0/+431