summaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek/clk-gate.c
AgeCommit message (Expand)AuthorFilesLines
2023-01-31clk: mediatek: clk-gate: Propagate struct device with mtk_clk_register_gates()AngeloGioacchino Del Regno1-16/+7
2022-09-26clk: mediatek: gate: Export mtk_clk_register_gates_with_devYassine Oudjana1-0/+1
2022-05-20clk: mediatek: Switch to clk_hw provider APIsChen-Yu Tsai1-18/+18
2022-05-20clk: mediatek: Replace 'struct clk' with 'struct clk_hw'Chen-Yu Tsai1-11/+11
2022-02-17clk: mediatek: Warn if clk IDs are duplicatedChen-Yu Tsai1-1/+4
2022-02-17clk: mediatek: gate: Implement error handling in register APIChen-Yu Tsai1-1/+14
2022-02-17clk: mediatek: gate: Clean up included headersChen-Yu Tsai1-8/+3
2022-02-17clk: mediatek: gate: Implement unregister APIChen-Yu Tsai1-0/+35
2022-02-17clk: mediatek: gate: Internalize clk implementationChen-Yu Tsai1-12/+23
2022-02-17clk: mediatek: gate: Consolidate gate type clk related codeChen-Yu Tsai1-1/+52
2022-01-07clk: mediatek: clk-gate: Use regmap_{set/clear}_bits helpersAngeloGioacchino Del Regno1-4/+2
2022-01-07clk: mediatek: clk-gate: Shrink by adding clockgating bit check helperAngeloGioacchino Del Regno1-11/+7
2021-09-15clk: mediatek: support COMMON_CLK_MEDIATEK module buildMiles Chen1-0/+8
2019-09-17clk: mediatek: Register clock gate with deviceWeiyi Lu1-2/+3
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner1-9/+1
2019-04-12clk: mediatek: fix clk-gate flag settingWeiyi Lu1-2/+1
2019-02-26clk: mediatek: Add flags to mtk_gateJasper Mattsson1-1/+3
2016-11-09clk: mediatek: Add MT2701 clock supportShunli Wang1-0/+52
2016-08-19clk: mediatek: remove __init from clk registration functionsJames Liao1-1/+1
2016-01-29clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang1-4/+4
2015-10-01clk: mediatek: Add __initdata and __init for data and functionsJames Liao1-1/+1
2015-05-20clk: mediatek: Initialize clk_init_dataRicky Liang1-1/+1
2015-05-06clk: mediatek: Add initial common clock support for Mediatek SoCs.James Liao1-0/+137