summaryrefslogtreecommitdiff
path: root/drivers/char/agp/intel-gtt.c
AgeCommit message (Expand)AuthorFilesLines
2012-08-17drm/i915: fix hsw uncached pteDaniel Vetter1-36/+69
2012-08-07drm/i915: add more Haswell PCI IDsPaulo Zanoni1-1/+59
2012-06-21agp/intel: use correct GTT offset on VLVJesse Barnes1-0/+1
2012-06-21agp/intel: allow cacheable and GDFT PTEs on ValleyViewJesse Barnes1-2/+9
2012-06-13drm/i915: call intel_enable_gttDaniel Vetter1-1/+2
2012-06-13agp/intel-gtt: move gart base addres setupDaniel Vetter1-10/+10
2012-06-13drm/i915 + agp/intel-gtt: prep work for direct setupDaniel Vetter1-9/+37
2012-06-13agp/intel-gtt: don't require the agp bridge on setupDaniel Vetter1-3/+5
2012-06-13drm/i915: stop using dev->agp->baseDaniel Vetter1-3/+2
2012-06-13agp/intel-gtt: remove dead codeDaniel Vetter1-3/+0
2012-04-12Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...Dave Airlie1-1/+44
2012-04-09drm/i915: add Haswell devices and their PCI IDsEugeni Dodonov1-0/+14
2012-04-02drm/i915: disable ppgtt on snb when dmar is enabledDaniel Vetter1-1/+0
2012-04-02drm/i915: add Ivy Bridge GT2 Server entriesEugeni Dodonov1-0/+2
2012-03-29agp/intel: add ValleyView AGP driverJesse Barnes1-0/+25
2012-03-29agp/intel: map more registers for use by the GTT codeJesse Barnes1-1/+5
2012-02-10agp/intel-gtt: export the gtt pagetable iomappingDaniel Vetter1-0/+1
2012-02-10agp/intel-gtt: export the scratch page dma addressDaniel Vetter1-5/+4
2011-11-08agp: iommu_gfx_mapped only available if CONFIG_INTEL_IOMMU is setKeith Packard1-2/+3
2011-11-08drm/i915: fix if statement (bogus semi-colon)Dan Carpenter1-1/+1
2011-10-28Merge branch 'drm-core-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-0/+28
2011-10-21drm/i915: ILK + VT-d workaroundBen Widawsky1-0/+28
2011-09-21iommu: Rename the DMAR and INTR_REMAP config optionsSuresh Siddha1-2/+2
2011-05-14agp/intel: add Ivy Bridge supportJesse Barnes1-0/+10
2011-02-22agp/intel: Experiment with a 855GM GWB bitChris Wilson1-35/+21
2011-01-24drm/i915,agp/intel: Do not clear stolen entriesChris Wilson1-10/+9
2011-01-14agp/intel: Fix device names of i845 and 845GOswald Buddenhagen1-1/+1
2011-01-12i915/gtt: fix ordering causing DMAR errors on object teardown.Dave Airlie1-2/+2
2011-01-12i915/gtt: fix ordering issues with status setup and DMARDave Airlie1-2/+2
2011-01-11agp/intel: Flush the chipset write buffers when changing GTT baseChris Wilson1-0/+9
2010-12-14Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-2/+9
2010-12-14agp/intel: Fix missed cached memory flags setting in i965_write_entry()Chris Wilson1-2/+9
2010-12-05Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-2/+4
2010-12-05agp/intel: Fix wrong kunmap in i830_cleanup()Takashi Iwai1-2/+4
2010-11-23agp/intel: Remove duplicate constChris Wilson1-1/+1
2010-11-23intel-gtt: export api for drm/i915Daniel Vetter1-52/+68
2010-11-23agp: kill agp_flush_chipset and corresponding ioctlDaniel Vetter1-6/+0
2010-11-23drm/i915/gtt: call chipset flush directlyDaniel Vetter1-0/+7
2010-11-23drm/i915|intel-gtt: consolidate intel-gtt.h headersDaniel Vetter1-5/+0
2010-11-23intel-gtt: fold i81x-only dcache support into the generic driverDaniel Vetter1-89/+61
2010-11-23intel-gtt: switch i81x to the common initialization helpersDaniel Vetter1-127/+71
2010-11-23intel-gtt: switch i81x to the write_entry helpersDaniel Vetter1-92/+60
2010-11-23intel-gtt: kill unneeded sandybridge memory typesDaniel Vetter1-6/+0
2010-11-23intel-gtt: drop dcache support for i830 and laterDaniel Vetter1-7/+1
2010-11-23agp/intel: Remove confusion of stolen entries not stolen memoryChris Wilson1-33/+7
2010-11-23agp/intel: Remove the artificial cap on stolen sizeChris Wilson1-13/+3
2010-11-04agp/intel: fix cache control for sandybridgeZhenyu Wang1-2/+2
2010-11-04agp/intel: restore cache behavior on sandybridgeZhenyu Wang1-1/+1
2010-11-02agp/intel: restore cache behavior on sandybridgeZhenyu Wang1-1/+1
2010-11-02agp/intel: fix cache control for sandybridgeZhenyu Wang1-2/+2
generated by cgit v1.2.3 (git 2.39.0) at 2025-01-08 05:46:39 +0300