summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2015-07-28arm64: Use last level TLBI for user pte changesCatalin Marinas2-6/+22
2015-07-28arm64: Clean up __flush_tlb(_kernel)_range functionsCatalin Marinas1-26/+21
2015-07-28arm64: mm: mark create_mapping as __initMark Rutland1-1/+1
2015-07-27arm64: debug: rename enum debug_el to avoid symbol collisionWill Deacon3-8/+8
2015-07-27arm64: mm: add __init section marker to free_initrd_memWang Long1-2/+2
2015-07-27arm64: elf: use cpuid_feature_extract_field for hwcap detectionWill Deacon1-20/+15
2015-07-27arm64: lse: use generic cpufeature detection for LSE atomicsWill Deacon2-20/+21
2015-07-27arm64: kconfig: group the v8.1 features togetherWill Deacon1-43/+47
2015-07-27arm64: lse: rename ARM64_CPU_FEAT_LSE_ATOMICS for consistencyWill Deacon3-4/+4
2015-07-27arm64: kconfig: select HAVE_CMPXCHG_LOCALWill Deacon1-0/+1
2015-07-27arm64: atomic64_dec_if_positive: fix incorrect branch conditionWill Deacon2-2/+2
2015-07-27arm64: atomics: implement atomic{,64}_cmpxchg using cmpxchgWill Deacon3-89/+2
2015-07-27arm64: atomics: prefetch the destination word for write prior to stxrWill Deacon4-0/+21
2015-07-27arm64: atomics: tidy up common atomic{,64}_* macrosWill Deacon1-59/+40
2015-07-27arm64: cmpxchg: avoid memory barrier on comparison failureWill Deacon1-26/+22
2015-07-27arm64: cmpxchg: avoid "cc" clobber in ll/sc routinesWill Deacon2-10/+8
2015-07-27arm64: cmpxchg_dbl: patch in lse instructions when supported by the CPUWill Deacon3-51/+94
2015-07-27arm64: cmpxchg: patch in lse instructions when supported by the CPUWill Deacon4-66/+98
2015-07-27arm64: xchg: patch in lse instructions when supported by the CPUWill Deacon1-5/+33
2015-07-27arm64: bitops: patch in lse instructions when supported by the CPUWill Deacon2-21/+45
2015-07-27arm64: locks: patch in lse instructions when supported by the CPUWill Deacon1-29/+108
2015-07-27arm64: atomics: patch in lse instructions when supported by the CPUWill Deacon6-124/+342
2015-07-27arm64: introduce CONFIG_ARM64_LSE_ATOMICS as fallback to ll/sc atomicsWill Deacon6-2/+224
2015-07-27arm64: alternatives: add cpu feature for lse atomicsWill Deacon2-1/+3
2015-07-27arm64: elf: advertise 8.1 atomic instructions as new hwcapWill Deacon2-0/+15
2015-07-27arm64: atomics: move ll/sc atomics into separate header fileWill Deacon2-174/+221
2015-07-27arm64: cpufeature.h: add missing #include of kernel.hWill Deacon1-0/+2
2015-07-27arm64: rwlocks: don't fail trylock purely due to contentionWill Deacon1-6/+8
2015-07-27Merge branch 'locking/arch-atomic' of git://git.kernel.org/pub/scm/linux/kern...Will Deacon52-916/+696
2015-07-27atomic: Replace atomic_{set,clear}_mask() usagePeter Zijlstra6-37/+37
2015-07-27atomic: Collapse all atomic_{set,clear}_mask definitionsPeter Zijlstra14-164/+0
2015-07-27atomic: Provide atomic_{or,xor,and}Peter Zijlstra25-46/+0
2015-07-27tile: Provide atomic_{or,xor,and}Chris Metcalf4-0/+99
2015-07-27h8300: Provide atomic_{or,xor,and}Peter Zijlstra1-95/+40
2015-07-27frv: Rewrite atomic implementationPeter Zijlstra9-355/+259
2015-07-27x86: Provide atomic_{or,xor,and}Peter Zijlstra3-8/+54
2015-07-27s390: Provide atomic_{or,xor,and}Peter Zijlstra1-14/+33
2015-07-27xtensa: Provide atomic_{or,xor,and}Peter Zijlstra1-69/+16
2015-07-27sparc: Provide atomic_{or,xor,and}Peter Zijlstra5-3/+38
2015-07-27sh: Provide atomic_{or,xor,and}Peter Zijlstra4-85/+22
2015-07-27powerpc: Provide atomic_{or,xor,and}Peter Zijlstra1-0/+9
2015-07-27parisc: Provide atomic_{or,xor,and}Peter Zijlstra1-0/+9
2015-07-27mn10300: Provide atomic_{or,xor,and}Peter Zijlstra1-47/+10
2015-07-27mips: Provide atomic_{or,xor,and}Peter Zijlstra1-0/+9
2015-07-27metag: Provide atomic_{or,xor,and}Peter Zijlstra2-42/+17
2015-07-27m68k: Provide atomic_{or,xor,and}Peter Zijlstra1-4/+10
2015-07-27m32r: Provide atomic_{or,xor,and}Peter Zijlstra1-34/+10
2015-07-27ia64: Provide atomic_{or,xor,and}Peter Zijlstra1-4/+22
2015-07-27hexagon: Provide atomic_{or,xor,and}Peter Zijlstra1-0/+6
2015-07-27blackfin: Provide atomic_{or,xor,and}Peter Zijlstra3-25/+40