summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2012-09-13ARM: msm: Add DT support for 8960Stephen Boyd5-0/+93
2012-09-13ARM: msm: Move io mapping prototypes to common.hStephen Boyd9-25/+12
2012-09-13ARM: msm: Rename board-msm8x60 to signify its DT only statusStephen Boyd2-1/+1
2012-09-13ARM: msm: Make 8660 a DT only targetStephen Boyd4-140/+6
2012-09-13ARM: msm: Move 8660 to DT timerStephen Boyd2-2/+19
2012-09-13ARM: msm: Add DT support to msm_timerStephen Boyd2-0/+88
2012-09-13ARM: msm: Allow timer.c to compile on multiple targetsStephen Boyd9-60/+125
2012-09-13ARM: msm: Don't touch GIC registers outside of GIC codeStephen Boyd4-26/+2
2012-09-13ARM: msm: Add msm8660-surf.dts to Makefile.bootStephen Boyd1-0/+2
2012-09-13ARM: msm: Add handle_irq handler for 8660 DT machineStephen Boyd1-0/+1
2012-07-20Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds51-168/+272
2012-07-19MIPS: PCI: Move fixups from __init to __devinit.Sebastian Andrzej Siewior8-22/+22
2012-07-19MIPS: Fix bug.h MIPS build regressionYoichi Yuasa2-1/+1
2012-07-19MIPS: sync-r4k: remove redundant irq operationYong Zhang1-5/+0
2012-07-19MIPS: smp: Warn on too early irq enableYong Zhang1-0/+5
2012-07-19MIPS: call set_cpu_online() on cpu being brought up with irq disabledYong Zhang1-2/+2
2012-07-19MIPS: call ->smp_finish() a little lateYong Zhang1-1/+2
2012-07-19MIPS: Yosemite: delay irq enable to ->smp_finish()Yong Zhang1-1/+1
2012-07-19MIPS: SMTC: delay irq enable to ->smp_finish()Yong Zhang1-1/+2
2012-07-19MIPS: BMIPS: delay irq enable to ->smp_finish()Yong Zhang1-7/+7
2012-07-19MIPS: Octeon: delay enable irq to ->smp_finish()Yong Zhang1-1/+1
2012-07-19MIPS: Oprofile: Fix build as a module.Ralf Baechle1-0/+1
2012-07-19MIPS: BCM63XX: Fix BCM6368 IPSec clock bitFlorian Fainelli1-1/+1
2012-07-19MIPS: perf: Fix build error caused by unused counters_per_cpu_to_total()Florian Fainelli1-5/+0
2012-07-19MIPS: Fix Magic SysRq L kernel crash.Vincent Wen1-0/+3
2012-07-19MIPS: BMIPS: Fix duplicate header inclusion.Danny Kukawka1-1/+0
2012-07-19mips: mark const init data with __initconst instead of __initdataUwe Kleine-König7-9/+9
2012-07-19MIPS: cmpxchg.h: Add missing includeAaro Koskinen1-0/+1
2012-07-19MIPS: Malta may also be equipped with MIPS64 R2 processors.Leonid Yegoshin1-0/+1
2012-07-19MIPS: Fix typo multipy -> multiplyRalf Baechle1-2/+2
2012-07-19MIPS: Cavium: Fix duplicate ARCH_SPARSEMEM_ENABLE in kconfig.Yoichi Yuasa2-4/+1
2012-07-19MIPS: BCM47xx: Fix BCMA_DRIVER_PCI_HOSTMODE config dependenciesYoichi Yuasa1-0/+1
2012-07-19MIPS: SMTC: Spelling and grammar corrections.Ralf Baechle1-5/+5
2012-07-19MIPS: Properly align the .data..init_task section.David Daney2-3/+4
2012-07-19MIPS: Malta: Change start address to avoid conflicts.Steven J. Hill1-2/+3
2012-07-19MIPS: Fix race condition with FPU thread task flag during context switch.Leonid Yegoshin4-24/+11
2012-07-19MIPS: Fix decoding of c0_config1 for MIPSxx caches with 32 ways per set.Douglas Leung1-2/+2
2012-07-19MIPS: Refactor 'clear_page' and 'copy_page' functions.Steven J. Hill4-52/+77
2012-07-19MIPS: Don't panic on 5KEc.Leonid Yegoshin3-1/+6
2012-07-19mips: fix bug.h build regressionYoichi Yuasa2-1/+1
2012-07-18Merge tag 'fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds5-10/+12
2012-07-18ARM: SPEAr600: Fix timer interrupt definition in spear600.dtsiStefan Roese1-0/+1
2012-07-18ARM: dts: SPEAr320: Boot the board in EXTENDED_MODEVipul Kumar Samar1-1/+1
2012-07-18ARM: dts: SPEAr320: Fix compatible stringVipul Kumar Samar1-2/+2
2012-07-18ARM: SPEAr13xx: Fix Interrupt bindingsVipul Kumar Samar1-5/+6
2012-07-18Clk:spear6xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar1-1/+1
2012-07-18Clk:spear3xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar1-1/+1
2012-07-18Merge branch 'akpm' (Andrew's patch-bomb)Linus Torvalds6-14/+21
2012-07-18m32r: make memset() global for CONFIG_KERNEL_BZIP2=yGeert Uytterhoeven1-1/+1
2012-07-18m32r: add memcpy() for CONFIG_KERNEL_GZIP=yGeert Uytterhoeven1-0/+10