summaryrefslogtreecommitdiff
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2015-06-25ARCv2: [axs103] Support ARC SDP FPGA platform for HS38x coresVineet Gupta9-12/+712
2015-06-25ARC: [axs101] Prepare for AXS103Alexey Brodkin2-17/+21
2015-06-25ARCv2: [nsim*hs*] Support simulation platforms for HS38x coresVineet Gupta9-0/+601
2015-06-25ARCv2: All bits in place, allow ARCv2 buildsVineet Gupta1-5/+4
2015-06-25ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)Vineet Gupta3-2/+85
2015-06-25ARCv2: STAR 9000837815 workaround hardware exclusive transactions livelockVineet Gupta1-2/+12
2015-06-25ARC: Reduce bitops lines of code using macrosVineet Gupta1-333/+144
2015-06-25ARCv2: barriersVineet Gupta3-4/+87
2015-06-25ARC: add smp barriers around atomics per Documentation/atomic_ops.txtVineet Gupta4-0/+89
2015-06-25ARC: add compiler barrier to LLSC based cmpxchgVineet Gupta1-4/+5
2015-06-22ARCv2: SMP: intc: IDU 2nd level intc for dynamic IRQ distributionVineet Gupta1-1/+182
2015-06-22ARCv2: SMP: clocksource: Enable Global Real Time counterVineet Gupta4-0/+56
2015-06-22ARCv2: SMP: ARConnect debug/robustnessVineet Gupta3-11/+72
2015-06-22ARCv2: SMP: Support ARConnect (MCIP) for Inter-Core-Interrupts et alVineet Gupta7-8/+230
2015-06-22ARC: make plat_smp_ops weak to allow over-ridesVineet Gupta1-1/+1
2015-06-22ARCv2: clocksource: Introduce 64bit local RTC counterVineet Gupta3-2/+62
2015-06-22ARCv2: Adhere to Zero Delay loop restrictionVineet Gupta3-15/+41
2015-06-22ARCv2: optimised string/mem lib routinesClaudiu Zissulescu4-2/+411
2015-06-22ARCv2: MMUv4: support aliasing icache configVineet Gupta2-4/+14
2015-06-22ARCv2: MMUv4: cache programming model changesVineet Gupta4-18/+104
2015-06-22ARCv2: MMUv4: TLB programming Model changesVineet Gupta6-5/+114
2015-06-22ARCv2: STAR 9000814690: Really Re-enable interrupts to avoid deadlocksVineet Gupta1-0/+5
2015-06-22ARCv2: STAR 9000808988: signals involving Delay SlotVineet Gupta2-7/+12
2015-06-22ARCv2: STAR 9000793984: Handle return from intr to Delay SlotVineet Gupta3-0/+53
2015-06-22ARCv2: Support for ARCv2 ISA and HS38x coresVineet Gupta22-33/+737
2015-06-22ARCv2: [intc] HS38 core interrupt controllerVineet Gupta3-0/+260
2015-06-22ARC: uncached base is hard constant for ARC, don't save itVineet Gupta2-3/+2
2015-06-19ARC: intc: split into ARCompact ISA specific, common bitsVineet Gupta7-379/+412
2015-06-19ARC: Make way for pt_regs != user_regs_structVineet Gupta2-9/+137
2015-06-19ARC: entry.S: [arcompact] simplify SWITCH_TO_KERNEL_STKVineet Gupta1-36/+35
2015-06-19ARC: entry.S: use single EXCEPTION_PROLOGUEVineet Gupta1-8/+6
2015-06-19ARC: entry.S: micro-optimize Trap handlerVineet Gupta2-4/+5
2015-06-19ARC: entry.S: move some code around for cache locality in return pathVineet Gupta2-48/+52
2015-06-19ARC: entry.S: split into ARCompact ISA specific, common bitsVineet Gupta5-681/+711
2015-06-19ARC: entry.S: Ensure that restore_regs is local to compilation unitVineet Gupta1-4/+4
2015-06-19ARC: entry.S: comments cleanupVineet Gupta1-26/+20
2015-06-19ARC: entry.S: Trap handler to use r10 for syscall vs. brkpt decisionVineet Gupta1-2/+2
2015-06-19ARC: entry.S: FAKE_RET_FROM_EXCPN can always use r9Vineet Gupta2-21/+19
2015-06-19ARC: entry.S: confine EXCEPTION_* macros to one fileVineet Gupta2-15/+17
2015-06-19ARC: entry.S: canonical'ize EXCEPTION_{PROLOGUE,EPILOGUE}Vineet Gupta2-18/+3
2015-06-19ARC: entry.S: Introduce INTERRUPT_{PROLOGUE,EPILOGUE}Vineet Gupta3-79/+23
2015-06-19ARC: entry.S: common'ize scrtach reg freeup in intr + exceptionsVineet Gupta2-27/+18
2015-06-19ARC: untangle cache flush loopVineet Gupta1-25/+55
2015-06-19ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta1-20/+19
2015-06-19ARC: cacheflush: move some code around, delete old commentsVineet Gupta1-165/+102
2015-06-19ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta2-1/+1
2015-06-19ARC: [axs101] Add missing __init annotationsVineet Gupta1-6/+6
2015-06-19ARC: [axs101] STAR 9000799830: Fix SD cards supportAlexey Brodkin1-1/+19
2015-06-19ARC: [axs101] Tweak DDR port aperture mappings for performanceVineet Gupta1-4/+4
2015-06-19ARC: [axs101] support early 8250 uartVineet Gupta2-2/+4
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-13 23:46:59 +0300