summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/tsc.h
AgeCommit message (Expand)AuthorFilesLines
2018-11-23x86/headers: Fix -Wmissing-prototypes warningYi Wang1-0/+1
2018-07-20x86/tsc: Make use of tsc_calibrate_cpu_early()Pavel Tatashin1-1/+0
2018-07-20x86/tsc: Split native_calibrate_cpu() into early and late partsPavel Tatashin1-0/+1
2018-07-20x86/tsc: Calibrate tsc only oncePavel Tatashin1-1/+1
2018-03-16x86/tsc: Convert ART in nanoseconds to TSCRajvi Jingar1-0/+1
2017-11-14Merge branch 'x86-timers-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds1-0/+7
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-10-17x86/tsc: Make CONFIG_X86_TSC=n build work againThomas Gleixner1-0/+4
2017-10-16x86/tsc: Add option that TSC on Socket 0 being non-zero is validmike.travis@hpe.com1-0/+2
2017-09-25x86/timers: Move the simple udelay calibration to tsc.hDou Liyang1-0/+1
2016-12-25clocksource: Use a plain u64 instead of cycle_tThomas Gleixner1-1/+1
2016-12-15x86/tsc: Force TSC_ADJUST register to value >= zeroThomas Gleixner1-2/+2
2016-12-15x86/tsc: Validate TSC_ADJUST after resumeThomas Gleixner1-2/+2
2016-11-30x86/tsc: Fix broken CONFIG_X86_TSC=n buildThomas Gleixner1-4/+5
2016-11-29x86/tsc: Sync test only for the first cpu in a packageThomas Gleixner1-2/+2
2016-11-29x86/tsc: Verify TSC_ADJUST from idleThomas Gleixner1-0/+2
2016-11-29x86/tsc: Store and check TSC ADJUST MSRThomas Gleixner1-0/+6
2016-07-15x86/tsc: Remove the unused check_tsc_disabled()Wei Jiangang1-1/+0
2016-07-11x86/tsc: Enumerate SKL cpu_khz and tsc_khz via CPUIDLen Brown1-0/+1
2016-07-11x86/tsc_msr: Remove irqoff around MSR-based TSC enumerationLen Brown1-2/+1
2016-04-13x86/cpufeature: Replace cpu_has_tsc with boot_cpu_has() usageBorislav Petkov1-1/+1
2016-03-04x86/tsc: Always Running Timer (ART) correlated clocksourceChristopher S. Hall1-0/+2
2015-09-01Merge branch 'x86-asm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds1-17/+1
2015-08-04perf/x86: Add a native_perf_sched_clock_from_tsc()Andi Kleen1-0/+1
2015-07-06x86/asm/tsc: Rename native_read_tsc() to rdtsc()Andy Lutomirski1-1/+1
2015-07-06x86/asm/tsc: Replace rdtscll() with native_read_tsc()Andy Lutomirski1-4/+1
2015-07-06x86/asm/tsc, kvm: Remove vget_cycles()Andy Lutomirski1-13/+0
2015-07-06x86/asm/tsc: Inline native_read_tsc() and remove __native_read_tsc()Andy Lutomirski1-1/+1
2014-02-19x86, tsc: Fallback to normal calibration if fast MSR calibration failsThomas Gleixner1-1/+1
2014-01-16x86, tsc: Add static (MSR) TSC calibration on Intel Atom SoCsBin Gao1-0/+3
2013-07-23perf/x86: Add ability to calculate TSC from perf sample timestampsAdrian Hunter1-0/+1
2012-03-20x86: kvmclock: abstract save/restore sched_clock_stateMarcelo Tosatti1-2/+2
2011-12-05x86, tsc: Skip TSC synchronization checks for tsc=reliableSuresh Siddha1-0/+2
2011-07-15x86-64: Move vread_tsc and vread_hpet into the vDSOAndy Lutomirski1-4/+0
2011-05-24x86-64: Move vread_tsc into a new file with sensible optionsAndy Lutomirski1-0/+4
2011-03-18x86: Fix common misspellingsLucas De Marchi1-1/+1
2010-08-20x86, tsc, sched: Recompute cyc2ns_offset's during resume from sleep statesSuresh Siddha1-0/+2
2009-08-31x86: Move tsc_calibration to x86_init_opsThomas Gleixner1-1/+2
2008-11-09x86: clean up vget_cycles()Ingo Molnar1-2/+0
2008-11-08x86: clean up rdtsc_barrier() useIngo Molnar1-5/+1
2008-11-08sched: improve sched_clock() performanceIngo Molnar1-1/+7
2008-10-23x86: Fix ASM_X86__ header guardsH. Peter Anvin1-3/+3
2008-10-23x86, um: ... and asm-x86 moveAl Viro1-0/+62
generated by cgit v1.2.3 (git 2.39.0) at 2024-11-30 20:42:56 +0300