summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/tlbflush.h
AgeCommit message (Expand)AuthorFilesLines
2017-12-31x86/mm: Remove preempt_disable/enable() from __native_flush_tlb()Thomas Gleixner1-6/+8
2017-12-23x86/mm: Clarify the whole ASID/kernel PCID/user PCID namingPeter Zijlstra1-12/+43
2017-12-23x86/mm: Use INVPCID for __native_flush_tlb_single()Dave Hansen1-1/+22
2017-12-23x86/mm: Use/Fix PCID to optimize user/kernel switchesPeter Zijlstra1-12/+79
2017-12-23x86/mm: Allow flushing for future ASID switchesDave Hansen1-8/+29
2017-12-22x86/mm: Create asm/invpcid.hPeter Zijlstra1-48/+1
2017-12-22x86/mm: Put MMU to hardware ASID translation in one placeDave Hansen1-11/+18
2017-12-22x86/mm: Remove hard-coded ASID limit checksDave Hansen1-2/+18
2017-12-22x86/mm: Move the CR3 construction functions to tlbflush.hDave Hansen1-0/+26
2017-12-22x86/mm: Add comments to clarify which TLB-flush functions are supposed to flu...Peter Zijlstra1-2/+21
2017-12-22x86/mm: Remove superfluous barriersPeter Zijlstra1-7/+1
2017-12-22x86/microcode: Dont abuse the TLB-flush interfacePeter Zijlstra1-13/+6
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-10-18x86/mm: Remove debug/x86/tlb_defer_switch_to_init_mmAndy Lutomirski1-8/+12
2017-10-18x86/mm: Tidy up "x86/mm: Flush more aggressively in lazy TLB mode"Andy Lutomirski1-1/+6
2017-10-14x86/mm: Flush more aggressively in lazy TLB modeAndy Lutomirski1-0/+24
2017-09-07x86/mm: Reinitialize TLB state on hotplug and resumeAndy Lutomirski1-0/+2
2017-07-25x86/mm: Implement PCID based optimization: try to preserve old TLB entries us...Andy Lutomirski1-2/+16
2017-07-05x86/mm: Enable CR4.PCIDE on supported systemsAndy Lutomirski1-0/+8
2017-07-05x86/mm: Rework lazy TLB mode and TLB freshness trackingAndy Lutomirski1-4/+0
2017-07-05x86/mm: Track the TLB's tlb_gen and update the flushing algorithmAndy Lutomirski1-3/+40
2017-07-05x86/mm: Give each mm TLB flush generation a unique IDAndy Lutomirski1-0/+18
2017-06-22x86/mm: Remove reset_lazy_tlbstate()Andy Lutomirski1-8/+0
2017-06-13x86/mm: Split read_cr3() into read_cr3_pa() and __read_cr3()Andy Lutomirski1-2/+2
2017-06-05x86/mm: Rework lazy TLB to track the actual loaded mmAndy Lutomirski1-2/+10
2017-06-05x86/mm: Remove the UP asm/tlbflush.h code, always use the (formerly) SMP codeAndy Lutomirski1-75/+1
2017-06-05x86/mm: Refactor flush_tlb_mm_range() to merge local and remote casesAndy Lutomirski1-1/+0
2017-06-05x86/mm: Pass flush_tlb_info to flush_tlb_others() etcAndy Lutomirski1-8/+11
2017-05-24mm, x86/mm: Make the batched unmap TLB flush API more genericAndy Lutomirski1-0/+8
2017-05-24x86/mm: Reimplement flush_tlb_page() using flush_tlb_mm_range()Andy Lutomirski1-1/+5
2017-04-26x86/mm: Remove flush_tlb() and flush_tlb_current_task()Andy Lutomirski1-9/+0
2017-03-23Merge branch 'x86/process' into x86/mm, to create new base for further patchesIngo Molnar1-0/+10
2017-03-12x86/tlb: Fix tlb flushing when lguest clears PGEDaniel Borkmann1-1/+1
2017-03-11x86/process: Optimize TIF_NOTSC switchThomas Gleixner1-0/+10
2016-09-30x86/asm: Get rid of __read_cr4_safe()Andy Lutomirski1-1/+1
2016-09-29x86/init: Fix cr4_init_shadow() on CR4-less machinesAndy Lutomirski1-1/+1
2016-08-10x86/mm: Disable preemption during CR3 read+writeSebastian Andrzej Siewior1-0/+7
2016-04-19Merge tag 'v4.6-rc4' into x86/asm, to pick up fixesIngo Molnar1-6/+0
2016-04-02mm/rmap: batched invalidations should use existing apiNadav Amit1-6/+0
2016-03-31x86/cpufeature: Remove cpu_has_pgeBorislav Petkov1-1/+1
2016-03-15Merge branch 'x86-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-0/+57
2016-02-14x86/mm: Fix INVPCID asm constraintBorislav Petkov1-2/+2
2016-02-09x86/mm: If INVPCID is available, use it to flush global mappingsAndy Lutomirski1-0/+9
2016-02-09x86/mm: Add INVPCID helpersAndy Lutomirski1-0/+48
2016-01-30x86/cpufeature: Carve out X86_FEATURE_*Borislav Petkov1-0/+1
2015-09-05mm: send one IPI per CPU to TLB flush all entries after unmapping pagesMel Gorman1-0/+6
2015-02-04x86: Store a per-cpu shadow copy of CR4Andy Lutomirski1-13/+39
2015-02-04x86: Clean up cr4 manipulationAndy Lutomirski1-0/+37
2014-01-25mm, x86: Account for TLB flushes only when debuggingMel Gorman1-3/+3
2013-09-12mm: vmstats: track TLB flush stats on UP tooDave Hansen1-6/+31
generated by cgit v1.2.3 (git 2.39.0) at 2024-12-29 17:35:57 +0300