index
:
kernel/linux.git
linux-2.6.11.y
linux-2.6.12.y
linux-2.6.13.y
linux-2.6.14.y
linux-2.6.15.y
linux-2.6.16.y
linux-2.6.17.y
linux-2.6.18.y
linux-2.6.19.y
linux-2.6.20.y
linux-2.6.21.y
linux-2.6.22.y
linux-2.6.23.y
linux-2.6.24.y
linux-2.6.25.y
linux-2.6.26.y
linux-2.6.27.y
linux-2.6.28.y
linux-2.6.29.y
linux-2.6.30.y
linux-2.6.31.y
linux-2.6.32.y
linux-2.6.33.y
linux-2.6.34.y
linux-2.6.35.y
linux-2.6.36.y
linux-2.6.37.y
linux-2.6.38.y
linux-2.6.39.y
linux-3.0.y
linux-3.1.y
linux-3.10.y
linux-3.11.y
linux-3.12.y
linux-3.13.y
linux-3.14.y
linux-3.15.y
linux-3.16.y
linux-3.17.y
linux-3.18.y
linux-3.19.y
linux-3.2.y
linux-3.3.y
linux-3.4.y
linux-3.5.y
linux-3.6.y
linux-3.7.y
linux-3.8.y
linux-3.9.y
linux-4.0.y
linux-4.1.y
linux-4.10.y
linux-4.11.y
linux-4.12.y
linux-4.13.y
linux-4.14.y
linux-4.15.y
linux-4.16.y
linux-4.17.y
linux-4.18.y
linux-4.19.y
linux-4.2.y
linux-4.20.y
linux-4.3.y
linux-4.4.y
linux-4.5.y
linux-4.6.y
linux-4.7.y
linux-4.8.y
linux-4.9.y
linux-5.0.y
linux-5.1.y
linux-5.10.y
linux-5.11.y
linux-5.12.y
linux-5.13.y
linux-5.14.y
linux-5.15.y
linux-5.16.y
linux-5.17.y
linux-5.18.y
linux-5.19.y
linux-5.2.y
linux-5.3.y
linux-5.4.y
linux-5.5.y
linux-5.6.y
linux-5.7.y
linux-5.8.y
linux-5.9.y
linux-6.0.y
linux-6.1.y
linux-6.10.y
linux-6.11.y
linux-6.12.y
linux-6.2.y
linux-6.3.y
linux-6.4.y
linux-6.5.y
linux-6.6.y
linux-6.7.y
linux-6.8.y
linux-6.9.y
linux-rockchip-6.1.y
linux-rockchip-6.5.y
linux-rolling-lts
linux-rolling-stable
master
Linux kernel stable tree (mirror)
Andrey V.Kosteltsev
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
mm
/
tlbflush.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-22
Merge tag 'riscv-for-linus-6.10-mw1' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
1
-54
/
+21
2024-04-29
riscv: mm: Always use an ASID to flush mm contexts
Samuel Holland
1
-2
/
+1
2024-04-29
riscv: mm: Introduce cntx2asid/cntx2version helper macros
Samuel Holland
1
-1
/
+1
2024-04-29
riscv: Avoid TLB flush loops when affected by SiFive CIP-1200
Samuel Holland
1
-1
/
+1
2024-04-29
riscv: Apply SiFive CIP-1200 workaround to single-ASID sfence.vma
Samuel Holland
1
-23
/
+0
2024-04-29
riscv: Only send remote fences when some other CPU is online
Samuel Holland
1
-1
/
+3
2024-04-29
riscv: mm: Broadcast kernel TLB flushes only when needed
Samuel Holland
1
-13
/
+5
2024-04-29
riscv: Use IPIs for remote cache/TLB flushes by default
Samuel Holland
1
-17
/
+14
2024-03-26
riscv: mm: Fix prototype to avoid discarding const
Samuel Holland
1
-2
/
+2
2024-02-07
riscv: Fix arch_tlbbatch_flush() by clearing the batch cpumask
Alexandre Ghiti
1
-0
/
+1
2024-01-31
riscv: mm: execute local TLB flush after populating vmemmap
Vincent Chen
1
-1
/
+2
2024-01-20
Merge tag 'riscv-for-linus-6.8-mw4' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
1
-20
/
+49
2024-01-11
riscv: Add support for BATCHED_UNMAP_TLB_FLUSH
Alexandre Ghiti
1
-20
/
+49
2023-12-14
mm: Introduce flush_cache_vmap_early()
Alexandre Ghiti
1
-0
/
+5
2023-11-06
riscv: Improve flush_tlb_kernel_range()
Alexandre Ghiti
1
-10
/
+24
2023-11-06
riscv: Make __flush_tlb_range() loop over pte instead of flushing the whole tlb
Alexandre Ghiti
1
-56
/
+59
2023-11-06
riscv: Improve flush_tlb_range() for hugetlb pages
Alexandre Ghiti
1
-1
/
+28
2023-11-06
riscv: Improve tlb_flush()
Alexandre Ghiti
1
-0
/
+7
2023-04-08
RISC-V: Use IPIs for remote TLB flush when possible
Anup Patel
1
-15
/
+78
2023-03-22
riscv: mm: Fix incorrect ASID argument when flushing TLB
Dylan Jhong
1
-1
/
+1
2023-03-10
Revert "riscv: mm: notify remote harts about mmu cache updates"
Sergey Matyukevich
1
-11
/
+17
2022-12-09
riscv: mm: notify remote harts about mmu cache updates
Sergey Matyukevich
1
-17
/
+11
2022-01-20
RISC-V: Do not use cpumask data structure for hartid bitmap
Atish Patra
1
-7
/
+2
2021-07-01
riscv: add ASID-based tlbflushing methods
Guo Ren
1
-7
/
+40
2021-07-01
riscv: pass the mm_struct to __sbi_tlb_flush_range
Christoph Hellwig
1
-9
/
+6
2021-05-22
riscv: mm: add THP support on 64-bit
Nanyong Sun
1
-0
/
+7
2021-05-22
riscv: mm: add param stride for __sbi_tlb_flush_range
Nanyong Sun
1
-5
/
+5
2019-10-29
RISC-V: Issue a tlb page flush if possible
Atish Patra
1
-1
/
+4
2019-10-29
RISC-V: Issue a local tlbflush if possible.
Atish Patra
1
-2
/
+17
2019-10-29
RISC-V: Do not invoke SBI call if cpumask is empty
Atish Patra
1
-0
/
+3
2019-09-05
riscv: move the TLB flush logic out of line
Christoph Hellwig
1
-0
/
+35