summaryrefslogtreecommitdiff
path: root/arch/riscv/include
AgeCommit message (Expand)AuthorFilesLines
2020-03-31RISC-V: Add cpu_ops and modify default booting methodAtish Patra1-0/+34
2020-03-31RISC-V: Implement new SBI v0.2 extensionsAtish Patra2-0/+21
2020-03-31RISC-V: Introduce a new config for SBI v0.1Atish Patra1-0/+2
2020-03-31RISC-V: Add SBI v0.2 extension definitionsAtish Patra1-0/+21
2020-03-31RISC-V: Add basic support for SBI v0.2Atish Patra1-71/+68
2020-03-31RISC-V: Mark existing SBI as 0.1 SBI.Atish Patra1-19/+22
2020-03-26riscv: Use macro definition instead of magic numberZong Li1-1/+1
2020-03-26riscv: Add support to dump the kernel page tablesZong Li2-0/+21
2020-03-26riscv: introduce interfaces to patch kernel codeZong Li2-0/+14
2020-03-26riscv: add macro to get instruction lengthZong Li1-0/+8
2020-03-26riscv: add STRICT_KERNEL_RWX supportZong Li1-0/+8
2020-03-26riscv: add alignment for text, rodata and data sectionsZong Li1-0/+13
2020-03-26riscv: add ARCH_HAS_SET_DIRECT_MAP supportZong Li1-0/+3
2020-03-26riscv: add ARCH_HAS_SET_MEMORY supportZong Li1-0/+24
2020-03-06RISC-V: Move all address space definition macros to one placeAtish Patra1-37/+41
2020-03-03RISC-V: Stop relying on GCC's register allocator's hueristicsPalmer Dabbelt1-2/+3
2020-03-03riscv: Use flush_icache_mm for flush_icache_user_rangeGuo Ren1-1/+1
2020-02-18riscv: set pmp configuration if kernel is running in M-modeGreentime Hu1-0/+12
2020-02-04Merge tag 'microblaze-v5.6-rc1' of git://git.monstr.eu/linux-2.6-microblazeLinus Torvalds1-1/+0
2020-02-04asm-generic: Make dma-contiguous.h a mandatory include/asm headerMichal Simek1-1/+0
2020-02-04riscv: mm: add p?d_leaf() definitionsSteven Price2-0/+14
2020-01-31Merge tag 'riscv-for-linus-5.6-mw0' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds4-2/+55
2020-01-30Merge tag 'docs-5.6' of git://git.lwn.net/linuxLinus Torvalds1-2/+2
2020-01-29Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/net-nextLinus Torvalds3-0/+17
2020-01-23riscv: mm: add support for CONFIG_DEBUG_VIRTUALZong Li1-2/+14
2020-01-23riscv: Add KASAN supportNick Hu3-0/+41
2020-01-20Merge tag 'v5.5-rc7' into efi/core, to pick up fixesIngo Molnar2-16/+4
2020-01-20Merge ra.kernel.org:/pub/scm/linux/kernel/git/netdev/netDavid S. Miller2-16/+4
2020-01-19riscv: Less inefficient gcc tishift helpers (and export their symbols)Olof Johansson1-0/+4
2020-01-12riscv: move sifive_l2_cache.h to include/socYash Shah1-16/+0
2020-01-10Merge branch 'x86/mm' into efi/core, to pick up dependenciesIngo Molnar1-0/+4
2020-01-09Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netDavid S. Miller1-9/+9
2020-01-05riscv: prefix IRQ_ macro names with an RV_ namespacePaul Walmsley1-9/+9
2019-12-28Merge git://git.kernel.org/pub/scm/linux/kernel/git/bpf/bpf-nextDavid S. Miller3-0/+17
2019-12-20riscv: define vmemmap before pfn_to_page callsDavid Abdurachmanov1-17/+21
2019-12-19RISC-V: Typo fixes in image header and documentation.Atish Patra1-2/+2
2019-12-19riscv, perf: Add arch specific perf_arch_bpf_user_pt_regsBjörn Töpel1-0/+4
2019-12-19riscv, bpf: Add missing uapi header for BPF_PROG_TYPE_PERF_EVENT programsBjörn Töpel1-0/+9
2019-12-19riscv, bpf: Provide RISC-V specific JIT image alloc/freeBjörn Töpel1-0/+4
2019-12-10mm/vmalloc: Add empty <asm/vmalloc.h> headers and use them from <linux/vmallo...Ingo Molnar1-0/+4
2019-12-04Merge tag 'pci-v5.5-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-1/+0
2019-11-28Merge tag 'ioremap-5.5' of git://git.infradead.org/users/hch/ioremapLinus Torvalds2-14/+7
2019-11-26asm-generic: Make msi.h a mandatory include/asm headerMichal Simek1-1/+0
2019-11-23Merge branch 'next/nommu' into for-nextPaul Walmsley20-226/+417
2019-11-23Merge branch 'next/misc' into for-nextPaul Walmsley15-33/+40
2019-11-18riscv: add nommu supportChristoph Hellwig12-49/+102
2019-11-18riscv: clear the instruction cache and all registers when bootingChristoph Hellwig1-0/+1
2019-11-18riscv: read the hart ID from mhartid on bootDamien Le Moal1-0/+1
2019-11-18riscv: provide native clint access for M-modeChristoph Hellwig2-0/+41
2019-11-14riscv: add support for MMIO access to the timer registersChristoph Hellwig2-3/+19