summaryrefslogtreecommitdiff
path: root/arch/riscv/errata
AgeCommit message (Expand)AuthorFilesLines
2022-10-13Merge patch series "Some style cleanups for recent extension additions"Palmer Dabbelt1-6/+8
2022-10-13riscv: check for kernel config option in t-head memory types errataHeiko Stuebner1-0/+3
2022-10-13riscv: use BIT() macros in t-head errata initHeiko Stuebner1-2/+2
2022-10-13riscv: drop some idefs from CMO initializationHeiko Stuebner1-4/+3
2022-09-13RISC-V: Clean up the Zicbom block size probingPalmer Dabbelt1-0/+1
2022-08-11riscv: implement Zicbom-based CMO instructions + the t-head variantPalmer Dabbelt1-0/+20
2022-08-07Merge tag 'riscv-for-linus-5.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds1-26/+12
2022-08-04riscv: implement cache-management errata for T-Head SoCsHeiko Stuebner1-0/+20
2022-07-08riscv: don't warn for sifive erratas in modulesHeiko Stuebner1-1/+2
2022-06-17riscv: remove usage of function-pointers from cpufeatures and t-head errataHeiko Stuebner1-26/+12
2022-05-12riscv: add memory-type errata for T-HeadHeiko Stuebner4-1/+100
2022-05-12riscv: implement module alternativesHeiko Stuebner1-5/+9
2022-05-12riscv: allow different stages with alternativesHeiko Stuebner1-1/+2
2022-05-12riscv: integrate alternatives better into the main architectureHeiko Stuebner2-76/+0
2022-01-09riscv: errata: alternative: mark vendor_patch_func __initdataJisheng Zhang1-1/+2
2021-06-02riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabledVincent1-1/+1
2021-04-26riscv: sifive: Apply errata "cip-1200" patchVincent Chen1-0/+18
2021-04-26riscv: sifive: Apply errata "cip-453" patchVincent Chen3-0/+59
2021-04-26riscv: sifive: Add SiFive alternative portsVincent Chen4-0/+75
2021-04-26riscv: Introduce alternative mechanism to apply errata solutionVincent Chen2-0/+70