summaryrefslogtreecommitdiff
path: root/arch/powerpc/mm/tlb_nohash_low.S
AgeCommit message (Expand)AuthorFilesLines
2012-11-15powerpc/47x: Use the new ppc-opcode infrastructureTony Breeds1-11/+4
2012-07-10powerpc: Enforce usage of RA 0-R31 where possibleMichael Neuling1-8/+8
2012-07-10powerpc: Fixes for instructions not using correct register namingMichael Neuling1-5/+5
2012-07-10powerpc: Fix usage of register macros getting ready for %r0 changeMichael Neuling1-3/+3
2011-02-02powerpc/476: Workaround for PLB6 hangDave Kleikamp1-0/+35
2010-10-14powerpc/fsl-booke64: Use TLB CAMs to cover linear mapping on FSL 64-bit chipsKumar Gala1-1/+1
2010-08-23powerpc/47x: Add an isync before the tlbivax instructionDave Kleikamp1-0/+1
2010-05-17powerpc/fsl-booke: Move loadcam_entry back to asm code to fix SMP ftraceKumar Gala1-0/+28
2010-05-05powerpc/47x: Base ppc476 supportDave Kleikamp1-12/+106
2009-08-25powerpc/booke: Move MMUCSR definition into mmu-book3e.hKumar Gala1-2/+0
2009-08-20powerpc: Add TLB management code for 64-bit Book3EBenjamin Herrenschmidt1-0/+79
2009-08-20powerpc/mm: Make low level TLB flush ops on BookE take additional argsBenjamin Herrenschmidt1-3/+3
2009-04-23powerpc: fix for long standing bug noticed by gcc 4.4.0Stephen Rothwell1-1/+1
2009-04-23Revert "powerpc: Add support for early tlbilx opcode"Kumar Gala1-13/+1
2009-04-07powerpc: Add support for early tlbilx opcodeKumar Gala1-1/+13
2009-03-09powerpc/fsl-booke: Add support for tlbilx instructionsKumar Gala1-7/+37
2008-12-21powerpc/44x: No need to mask MSR:CE, ME or DE in _tlbil_va on 440Benjamin Herrenschmidt1-9/+10
2008-12-21powerpc/mm: Split low level tlb invalidate for nohash processorsBenjamin Herrenschmidt1-0/+165