summaryrefslogtreecommitdiff
path: root/arch/mips
AgeCommit message (Expand)AuthorFilesLines
2010-03-01Merge branch 'for-linus' of master.kernel.org:/home/rmk/linux-2.6-armLinus Torvalds1-1/+2
2010-02-28Merge branch 'x86-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds1-1/+1
2010-02-27MIPS: Alchemy: defconfig updatesManuel Lauss9-4283/+6340
2010-02-27MIPS: Alchemy: Fix Au1100 ethernet build failureManuel Lauss1-9/+10
2010-02-27MIPS: Alchemy: Repair db1500/bosporus buildsManuel Lauss1-24/+28
2010-02-27MIPS: ARC: Cleanup unused definitions from sgialib.hYoichi Yuasa1-45/+0
2010-02-27MIPS: Cobalt: convert legacy port addresses to GT-64111 bus addressesBjorn Helgaas2-2/+61
2010-02-27MIPS: Alchemy: use 36bit addresses for PCMCIA resources.Manuel Lauss12-132/+100
2010-02-27MIPS: Cobalt: Fix theoretical port aliasing issueRalf Baechle1-1/+1
2010-02-27MIPS: Use ALIGN(x, bytes) instead of __ALIGN_MASK(x, bytes - 1)Matt Turner1-3/+3
2010-02-27MIPS: Crazy spinlock speed test.David Daney3-0/+149
2010-02-27MIPS: Optimize spinlocks.David Daney3-81/+67
2010-02-27MIPS: Alchemy: devboard PM needs to save CPLD registers.Manuel Lauss1-0/+32
2010-02-27MIPS: PowerTV: Eliminate duplicate opcode definition macrosDavid VomLehn1-53/+49
2010-02-27MIPS: Lemote 2F: Move printks out of port_access_lock.Ralf Baechle1-2/+2
2010-02-27MIPS: PNX833x: Convert IRQ controller locks to raw spinlocks.Ralf Baechle1-18/+18
2010-02-27MIPS: Octeon: Replace spinlock with raw_spinlocks in dma-octeon.c.David Daney1-5/+5
2010-02-27MIPS: Octeon: Replace rwlocks in irq_chip handlers with raw_spinlocks.David Daney1-28/+14
2010-02-27MIPS: Octeon: Convert octeon_irq_msi_lock to raw spinlock.Ralf Baechle1-5/+5
2010-02-27MIPS: Loongson: Remove pointless sample_lock from oprofile code.Ralf Baechle1-7/+0
2010-02-27MIPS: SNI: Convert sni_rm200_i8259A_lock to raw spinlock.Ralf Baechle1-11/+11
2010-02-27MIPS: i8259: Convert IRQ controller lock to raw spinlock.Ralf Baechle3-16/+16
2010-02-27MIPS: IP27: Convert nmi_lock lock to arch spinlock;Ralf Baechle1-2/+2
2010-02-27MIPS: IP27: Remove code obfuscation by enter_panic_mode().Ralf Baechle1-3/+2
2010-02-27MIPS: GT641xx: Convert timer lock to raw spinlock.Ralf Baechle1-5/+5
2010-02-27MIPS: Alchemy: Simplify DMA channel allocation code.Ralf Baechle1-55/+56
2010-02-27MIPS: Yosemite: Convert SMP startup lock to arch spinlock.Ralf Baechle1-4/+4
2010-02-27MIPS: Alchemy: Remove time_lock.Ralf Baechle1-7/+0
2010-02-27MIPS: DEC: Convert KN01 lock to raw spinlock.Ralf Baechle1-5/+5
2010-02-27MIPS: BCM63xx: Convert timer locks to raw spinlocks.Ralf Baechle1-17/+17
2010-02-27MIPS: PowerTV: Convert IRQ controller lock to raw spinlock.Ralf Baechle1-3/+3
2010-02-27MIPS: Malta: Convert IRQ controller lock to raw spinlock.Ralf Baechle1-3/+3
2010-02-27MIPS: SB1480: Convert IRQ controller lock to raw spinlock.Ralf Baechle1-7/+7
2010-02-27MIPS: SB1250: Convert IRQ controller lock to raw spinlock.Ralf Baechle1-7/+7
2010-02-27MIPS: GT641xx: Convert IRQ controller lock to raw spinlock.Ralf Baechle1-9/+9
2010-02-27MIPS: Jazz: Convert irq controller lock to raw spinlock.Ralf Baechle1-5/+5
2010-02-27MIPS: Make various locks static.Ralf Baechle9-9/+9
2010-02-27MIPS: Octeon: Do proper acknowledgment of CIU timer interrupts.David Daney1-4/+63
2010-02-27MIPS: Use generic ucontext.hYoichi Yuasa1-21/+1
2010-02-27MIPS: Use generic serial.hYoichi Yuasa1-22/+1
2010-02-27MIPS: Use generic parport.hYoichi Yuasa1-15/+1
2010-02-27MIPS: Use generic current.hYoichi Yuasa1-23/+1
2010-02-27MIPS: Enable Read Inhibit/eXecute Inhibit for Octeon+ CPUsDavid Daney1-0/+3
2010-02-27MIPS: Give Octeon+ CPUs their own cputype.David Daney3-6/+12
2010-02-27MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney10-79/+348
2010-02-27MIPS: Add TLBR and ROTR to uasm.David Daney2-2/+11
2010-02-27MIPS: Add accessor functions and bit definitions for c0_PageGrainDavid Daney1-0/+11
2010-02-27MIPS: Use 64-bit stores to c0_entrylo on 64-bit kernels.David Daney1-10/+10
2010-02-27MIPS: Remove trailing space in messagesFrans Pop3-3/+3
2010-02-27MIPS: Make the debugging of compressed kernel configurableWu Zhangjin2-0/+21